DOWNLOAD Sony STR-DA5000ES Service Manual ↓ Size: 15.71 MB | Pages: 127 in PDF or view online for FREE

Model
STR-DA5000ES
Pages
127
Size
15.71 MB
Type
PDF
Document
Service Manual
Brand
Device
Audio
File
str-da5000es.pdf
Date

Sony STR-DA5000ES Service Manual ▷ View online

105
STR-DA5000ES
 DIGITAL BOARD IC2701 TMP87C447U-1F23 (SUB SYSTEM CONTROLLER)
Pin No.
Pin Name
I/O
Description
1
STAT0
O
M-BUS status output to the main system controller
2
CARRIER-OUT
O
SIRCS signal on/off signal output terminal
3
FLASH
Not used (Connected to VDD)
4
MBUS
Not used (Connected to VDD)
5
CTRL-LATCH
I
Serial data latch pulse input from the main system controller
6, 7
Not used (open)
8
SIRSTS
Not used (Connected to VDD)
9
Not used (open)
10
SIRCS-INPUT
I
SIRCS signal input terminal
11
A1-OUT
O
Sircs signal output for CONTROL A1  II
12
A1-IN
I
Sircs signal input for CONTROL A1  II
13
GND
Ground terminal
14
RESET
I
System reset signal input from the reset signal generator    “L”: reset
15
XIN
I
Main system clock input terminal (7.28 MHz)
16
XOUT
O
Main system clock output terminal (7.28 MHz)
17
GND
Ground terminal
18
VDD
Power supply terminal (+5V)
19
RESETC
O
Reset signal output to the main system controller
20
RESETN
O
Not used (open)
21
OUTHI1
O
Not used (open)
22
OUTLO1
O
Not used (open)
23
OUTHI2
O
Model distination signal output terminal
24
OUTLO2
O
Model distination signal output terminal
25
ENDFLG
I
End flag input from the main system controller
26
UARTIN
I
Serial data input from the RS-232C
27 to 32
Not used (open)
33
SIRCS-OUT
O
SIRCS signal output terminal
34 to 36
Not used (open)
37
MBUS_TV
Not used (Connected to ground)
38
MBUS_V2
Not used (Connected to ground)
39
MBUS_V1
Not used (Connected to ground)
40
VDD
Power supply terminal (+5V)
41
STAT4
O
M-BUS status output to the main system controller
42
STAT3
O
M-BUS status output to the main system controller
43
STAT2
O
M-BUS status output to the main system controller
44
STAT1
O
M-BUS status output to the main system controller
106
STR-DA5000ES
 D-AMP BOARD  IC1800   B89F538L (SUB SYSTEM CONTROLLER)
Pin No.
Pin Name
I/O
Description
1
I LIMIT
I
Current detection
2
MOD2
I
Not used (connected to ground)
3
TEMP
I
Thermistor connection terminal for temperature detection (A/D input)
4 to 10
Not used (open)
11
AVCC
Power supply terminal (+3.3V) (for analog)
12
AVR
I
Reference voltage (+3.3V) input terminal
13
AVSS
Ground terminal (for analog)
14
U-MAIN
I
Clock signal input from main system controller
15
AC-OFF
I
Power down detection signal input terminal    “L”: power down
16
+B
I
+ B power supply unusual detection
17, 18
I
Not used (open)
19
RST
I
Reset signal input from the main system controller
20
MOD0
I
Setting terminal for a memory access mode
21
MOD1
I
Setting terminal for a memory access mode
22
X0
O
External crystal terminal (8 MHz)
23
X1
I
External crystal terminal (8 MHz)
24
VSS
Ground terminal
25
VOL-CLK
O
Serial data transfer clock signal output to the data decoder
26
VOL-DATA
O
Serial data output to the data decoder
27
VOL-LAT
O
Serial data latch pulse output to the data decoder
28
DAC-MUTE
O
Muting on/off control signal output terminal
29
 (P23)
I
Not used (connected to ground)
30
 (P22)
I
Not used (connected to VDD)
31
4I-LIMIT
I
Not used
32
DC
I
DC offset detection
33
I
Not used (open)
34
4/8OUT
O
Not used (open)
35
DIAG
I
HIC temperature unusual detection
36
EN
O
Enable/Disable control of HIC
37
MODE1
O
Mode signal output to PCM/PWM processor
38
INIT
O
Initialize signal output to the PCM/PWM processor
39
NSP-MUTE
O
Muting on/off control signal output terminal
40
 (P10)
Not used (connected to ground)
41
O
Not used (open)
42
U-SUB1
I
Serial data signal input from main system controller
43
LAT4
O
Serial data latch pulse output to the PCM/PWM processor
44
LAT3
O
Serial data latch pulse output to the PCM/PWM processor
45
LAT2
O
Serial data latch pulse output to the PCM/PWM processor
46
LAT1
O
Serial data latch pulse output to the PCM/PWM processor
47
F-B RY
O
Relay drive signal output terminal
48
SR-A RY
O
Not used (open)
49
NC
Not used (open)
50
RY
O
Relay drive signal output terminal
51
SHIFT
O
Serial data transfer clock signal output to the PCM/PWM processor
52
/SO1 SCDT
O
Serial data output to the PCM/PWM processor
107
STR-DA5000ES
Pin No.
Pin Name
I/O
Description
53
/SI1 SR-B
O
Relay drive signal output terminal   Not used
54
C RY
O
Not used (open)
55
SB RY
O
Not used (open)
56
VCC
Power supply terminal (+3.3V)
57
SP RY
O
Relay drive signal output terminal   Not used (open)
58
HP RY
O
Relay drive signal output terminal (for headphone)
59
I
Not used (open)
60
U-SUB2
O
Serial data signal output to main system controller
61
I
Not used (open)
62
FORMAT
I
Not used (connected to VDD)
63
HENCYO
I
Not used (connected to VDD)
64
MUTE
I
Muting on/off control signal output terminal   Not used (open)
108
STR-DA5000ES
 VIDEO BOARD  IC3501  MB90089F-G-238-BND (OSD DRIVER)
Pin No.
Pin Name
I/O
Description
1
YIN
I
Y (luminance) signal input   Not used
2
CIN
I
C (color) signal input   Not used
3
VIN
I
Composite video signal input   Not used
4
AVCC
Power supply terminal (+5V) (for analog)
5
FSCO
O
Internal color burst phase display signal output terminal    Not used
6
VBLK
O
Vertical blanking period signal output terminal    Not used
7
VCC
Power supply terminal (+5V)
8
EXS
I
Input terminal from the clock generator for external color burst connected to crystal vibrator
(NTSC: 14.31818MHz, PAL: 17.734475MHz)
9
XS
O
Output terminal from the clock generator for external color burst connected to crystal vibrator
(NTSC: 14.31818MHz, PAL: 17.734475MHz)    Not used
10
HSYNC
O
Horizontal sync signal output terminal    Not used
11
VSYNC
O
Vertical sync signal output terminal    Not used
12
EXHSYN
I
External horizontal sync signal input terminal    Not used
13
EXVSYN
I
External vertical sync signal input terminal    Not used
14
VSS
Ground terminal
15
EXD
I
Dot clock generator connecting terminal for display
16
XD
O
Dot clock generator connecting terminal for display
17
VOB
O
Character and background period signal output terminal    Not used
18 to 20
VOC2 to VOC0
O
Color signal output terminal    Not used
21
TEST
I
Setting terminal for the test    “L”: test (normally: fixed at “H”)
22
SCLK
I
Serial data transfer clock signal input from the main system controller
23
SIN
I
Serial data input from the main system controller
24
CS
I
Serial data latch pulse signal input from the main system controller
25
VOUT
O
Composite video signal output
26
COUT
O
C (color)  signal output
27
YOUT
O
Y (luminance) signal output
28
AVSS
Ground terminal (for analog)
Page of 127
Display

Click on the first or last page to see other STR-DA5000ES service manuals if exist.