Sharp UP-800 (serv.man19) Service Manual ▷ View online
UP-820N/820F (V)
HARDWARE DESCRIPTION
6 – 9
(5) SD card IF
This is controlled by using the SCIF2 of the CPU.
■ CPU ports
(6) RS232C IF
This is provided with general-purpose ports of CH1-CH4 and the port
CH5 is exclusive for 20DP. Port CH6 is exclusive for UP3500.
CH5 is exclusive for 20DP. Port CH6 is exclusive for UP3500.
*When the UP-I04EF is installed, CH4 is the port exclusive for EFT.
*The applicable baud rates are as shown below:
1200bps /2400bps / 3600bps / 4800bps /9600bps / 19200bps /
38400bps / 57600bps / 115200bps.
38400bps / 57600bps / 115200bps.
*56000bps is inhibited.
(7) MCR
The MCR of 3 tracks is optionally available.
CPU pin Name
External
signal name
Remark
SCIF2_CLK
SDCLK
SD clock signal
SCIF2_TXD
SDTXD
SD data send signal
SCIF2_RXD
SDRXD
SD data receive signal
AUDSYNC
(GPIO : PTK3)
(GPIO : PTK3)
SDPOWER#
SD power control signal
ADTRG#/
AUDATA [0]
(GPIO : PTK2)
AUDATA [0]
(GPIO : PTK2)
SDCS#
SD chip select signal
AUDCK
(GPIO : PTK4)
(GPIO : PTK4)
SDWP#
SD write protect signal
AUDATA [1]
(GPIO : PTK5)
(GPIO : PTK5)
SDDTCT#
SD card insertion/non-insertion
sense signal
sense signal
Channel
Connector
Purpose
CH1
RJ-45
General
CH2
RJ-45
General
CH3
D-SUB 9PIN
General / For the scanner
(Poser supply required)
(Poser supply required)
CH4
D-SUB 9PIN
General / When 04EF is con-
nected, the exclusive port for
EFT.
nected, the exclusive port for
EFT.
CH5 port for 20DP
RJ-45
Exclusive for 20DP
(Poser supply required)
(Poser supply required)
CH6
RJ-45
General
8251
㬍3
R C P 1
R D D 1
C L S 1
R C P 2
S H 7 7 60
R D D 2
C L S 2
R C P 3
IR L 1
R D D 3
C M T _C T R 1
C L S 3
EX IN T 3#
MCRINT#
EXINT3#
FPGAINT#
Interrupt controller
FPGA
RCVRD Y 1
RCVRD Y 2
RCVRD Y 3
RCVRD Y 1
RCVRD Y 2
RCVRD Y 3
UP-820N/820F (V)
HARDWARE DESCRIPTION
6 – 10
■ Signal name descriptions
6. POWER SOURCE
RCP1
Track 1 clock pulse
RDD1
Track 1 data signal
CLS1
Track 1 card detection signal
RCP2
Track 2 clock pulse
RDD2
Track 2 data signal
CLS2
Track 2 card detection signal
RCP3
Track 3 clock pulse
RDD3
Track 3 data signal
CLS3
Track 3 card detection signal
RCVRDY1
Track 1 data receive detection signal
RCVRDY2
Track 2 data receive detection signal
RCVRDY3
Track 3 data receive detection signal
MCRINT#
Interrupt signal by OR-composition of RCVRDY and SYNC input
DC 36
㨪42V
UNREG
3.3V
1.5V
2.5V
1.2V
5V, 5.7V
2.7V
LOW
LOW
QUISCENT
EC31QS06
3.3V (CPU I/O, VDD-CPG, FPGA I/O,
other peripheral LOGIC ) MAX 350mA
3.3VB (SRAM, CKDC)
EC31QS06
5V (PRINTER IF 60+24mA)
20DP : 1A, RS232C* 2ch : 200mA
EC31QS06
1.5V (CPU CORE ) 730mA
2.5V (FPGA VCCAUX ) 50m
1.2V (FPGA VCCINT) 50m
3.6V
BATTERY
24V
24V (DRAWER)
POWER MONITOR POINT
POWER
MONITOR POINT
MONITOR POINT
5.7V (POPUP DISPLAY 500mA)
12V
12V (INVERTER)
VP (PRINTER)
ON/OFF CONTROLL (FPGA)
ON/OFF CONTROLL (Different from INVERTER ON/OFF)
EC31QS06
ON/OFF CONTROLL
BA33DD0T
BA15DD0WHFP
LM2574N+BOOST Tr.
PQ1CG2032
LM2574HVN + BOOST Tr.
3.3VL(LCD 165mA)
3.3V
ON/OFF
CONTROLL (CPU : VCPWC)
ON/OFF CONTROLL
UP-820N/820F (V)
HARDWARE DESCRIPTION
6 – 11
7. RESET
7-1. CIRCUIT COMPOSITION
CK D C X
C KDCR
STOP #
PO FF #
SR ES #
CP U
PTB5
MRESET#
RESET#
TRST#
IR L0#
DONE
HD I_TRST #
FPG A
DONE
PRO G _B
IN IT _ B
R ESE T#
XCF 2 S
POFF #
FL ASH
RESET#
UP-820N/820F (V)
HARDWARE DESCRIPTION
6 – 12
7-2. OPERATION FLOW
■ Power ON / CKDC reset (Reset switch: Neighborhood of the expansion SRAM socket)
■ Power OFF
8. INTERRUPTION
The interruption is as shown below.
■ CPU port
■ FPGA
*For USART, UART, and software interruption, refer to the item of the
FPGA.
POFF# cancel
NO
YES
CKDC sleep
Power ON
CKDC reset
CKDC boot
CKDC system reset cancel
FPGA configuration
FPGA DONE rising
CPU reset cancel
STOP# generates ?
Standby
POF detection
(CKDC,CPU)
YES or when STOP# does not generate for 100ms.
CKDC system reset execution
NO (up to 100ms)
CPU
I/O
External
signal name
Remark
IRL2
I
TOUCH_INT#
TOUCH PANEL INTRRUPT
IRL1
I
FPGAINT#
FPGA INTRRUPTUSART, UART,
CKDC, SOFT INT, LAN, MCR
CKDC, SOFT INT, LAN, MCR
IRL0
I
POFF#
POFF# signal
CMT/CTR3
I
CKDC_SHEN#
SHEN# signal
CMT/CTR3
I
MCRINT#
MCRINT# signal
FPGA
I/O
External
signal name
Remark
EXINT1#
I
KRQ#
CKDC interruption
EXINT2#
I
LANINT#
LAN controller interruption
EXINT3#
I
MCRINT#
MCR interruption
EXINT4#
I
SHEN#
CKDC SHIFT ENABLE
Click on the first or last page to see other UP-800 (serv.man19) service manuals if exist.