DOWNLOAD Sony TA-F501ES Service Manual ↓ Size: 7.31 MB | Pages: 68 in PDF or view online for FREE

Model
TA-F501ES
Pages
68
Size
7.31 MB
Type
PDF
Document
Service Manual
Brand
Device
Audio
File
ta-f501es.pdf
Date

Sony TA-F501ES Service Manual ▷ View online

41
TA-F501ES
• IC Pin Function Description
MAIN BOARD  IC2054  MB91F355APMT-F501-X101 (MAIN SYSTEM CONTROLLER)
Pin No.
Pin Name
I/O
Pin Description
1, 2
BASS JOG1,
I
Jog dial pulse input from the rotary encoder (for BASS)
BASS JOG2
3, 4
TREB JOG1,
I
Jog dial pulse input from the rotary encoder (for TREBLE)
TREB JOG2
5
SVOL LAT (A90)
O
Serial data latch pulse signal output terminal    Not used (Open)
6
TUNER LAT
O
Serial data latch pulse signal output terminal    Not used (Open)
7
TUNER DO
I
Serial data input terminal    Not used (Open)
8
TUNED
I
Tuned detection signal input terminal    Not used
9
STEREO
I
FM stereo detection signal input terminal    Not used
10
RDS DATA
I
RDS serial data input terminal    Not used (Open)
11
DATA0
I
Audio serial data input from the digital audio interface
12
DSP RESET
O
System reset signal output to the DSP
13
DSP SPIDS (LAT)
O
Serial data latch pulse output to the DSP
14
DSP SPICLK
O
Not used (Open)
15
DSP MISO
I
Serial data input terminal    Not used (Open)
16
DSP MOSI
O
Serial data output terminal    Not used (Open)
17
VSS
Ground
18
VCC
Power supply (+3.3V)
19, 20
DSP BCFG0,
Not used
DSP BCFG1
21
SF CPU CE
O
Chip enable signal output for the serial flash
22
SF DSP MAS
I
Master/slave selection signal input from the DSP    “H”: DSP is master
23
96/24
Not used
24
T/A XCS
O
Chip select signal output terminal    Not used (Open)
25
T/A SO
I
Serial data input terminal    Not used (Open)
26
T/A XRST
O
System reset signal output terminal    Not used (Open)
27
MAIN DO
O
Serial data output to the sub system controller
28
MAIN CLK
O
Serial data transfer clock signal output to the sub system controller
29
SUB-U RESET
O
System reset signal output to the sub system controller
30
DIR XMODE
O
System reset signal output to the digital audio interface    “L”: reset
31
DIR CE
O
Chip enable signal output to the digital audio interface
32
DIR DO
I
Serial data input from the digital audio interface
33
DIR ERROR
I
PLL lock error signal and data error flag input from the digital audio interface
34
DIR CKST
I
Clock select signal input from the digital audio interface
35
VSS
Ground
36
VCC
Power supply (+3.3V)
37
AD/DA RESET
O
System reset signal output to the A/D converter and D/A converter    “L”: reset
38
DAC LAT
O
Serial data latch pulse signal output terminal    Not used
39
DAC DO
I
Serial data input terminal    Not used
40
AD (SB) RESET
O
System reset signal output terminal    Not used    “L”: reset
41
ADMIX LAT (A90)
O
Serial data latch pulse signal output terminal    Not used
42
PDMIX LAT (A90)
O
Serial data latch pulse signal output terminal    Not used
43
RF ERR (A90)
I
Error signal input terminal    Not used
44
MUTE
O
System muting on/off control signal output terminal
45
DAVS
Ground
46
DAVC
Power supply (+3.3V)
47 to 49
NO USE
Not used (Open)
50
AD KEY1
I
Muting key signal input terminal
42
TA-F501ES
51
AD KEY2
I
Not used
52
AD KEY3
I
Not used
53, 54
NO USE
Not used
55
VERSION
I
Setting terminal for version
56, 57
NO USE
Not used
58
RDS SIGNAL
I
RDS signal input terminal    Not used
59 to 61
NO USE
Not used
62
AVCC
Power supply (+3.3V)
63
AVRH
I
Reference voltage input terminal (+3.3V)
64
AVSS/AVRL
Ground
65
VSS
Ground
66
VCC
Power supply (+3.3V)
67
ANL/DIG
I
PLL lock error signal and data error flag input from the digital audio interface
68
9742 INT
O
Initialize signal output terminal    Not used (Open)
69
RY595 LAT (A90)
O
Serial data latch pulse signal output terminal    Not used (Open)
70
C595 LAT (A90)
O
Serial data latch pulse signal output terminal    Not used (Open)
71
D595 OE
O
Output enable signal output terminal    Not used (Open)
72
D595 LAT
O
Serial data latch pulse output terminal    Not used (Open)
73
O595 LAT
O
Serial data latch pulse output terminal    Not used (Open)
74
FUNC LAT
O
Serial data latch pulse output to the electrical volume
75
PREVOL LAT
O
Serial data latch pulse output to the electrical volume
76
PREOUT RY
O
Relay drive signal (for pre audio section) output terminal    Not used (Open)
77
V595 OE
O
Output enable signal output terminal    Not used (Open)
78
V595 LAT
O
Relay drive signal (for head phone audio) output terminal
79
VSS
Ground
80
VCC
Power supply (+3.3V)
81
FLSH-PN0
Not used
82
COM1 CLK
O
Serial data transfer clock signal output to the digital audio interface
83
FLSH-PN2
Not used
84
COM1 DAT
O
Serial data output to the digital audio interface
85
COM2 CLK
O
Serial data transfer clock signal output to the electrical volume
86
COM2 DAT
O
Serial data output to the electrical volume
87
OSD LAT
O
Serial data latch pulse signal output terminal    Not used (Open)
88
OSD DATA
O
Serial data output terminal    Not used (Open)
89
OSD CLK
O
Serial data transfer clock signal output terminal    Not used (Open)
90 to 92
NO USE
Not used (Open)
93
VSS
Ground
94
UPCON DATA
I/O
Serial data input/output terminal    Not used (Open)
95
UPCON CLK
O
Serial data transfer clock signal output terminal    Not used (Open)
96
VSS
Ground
97
VCC
Power supply (+3.3V)
98
SIRCS IN
I
SIRCS signal input terminal
99
DSP INT
I
Interrupt status input from the DSP
100
RDS CLK
I
RDS serial data transfer clock signal input terminal    Not used (Open)
101
POWER KEY
I
Power key input terminal    Not used (Open)
102 to 104
NO USE
O
Not used (Open)
105
CTL-A1 IN
I
Not used (Open)
106
CTL-A1 LAT
O
Serial data latch pulse signal output terminal    Not used (Open)
107
CTL-A1 OUT
O
Relay drive signal (for front-A) output terminal    Not used (Open)
108
STOP
I
AC off detection signal input terminal
Pin No.
Pin Name
I/O
Pin Description
43
TA-F501ES
109 to 113
MBUS STS0 to
Not used
MBUS STS4
114
VSS
Ground
115
VCC
Power supply (+3.3V)
116
DSP_MISO
I
Serial data input from the DSP or serial flash
117
DSP_MOSI
O
Serial data output to the DSP or serial flash
118
DSP_CLK
O
Serial data transfer clock signal output to the DSP
119
ILINK TX
I
UART communication transfer data input terminal    Not used (Open)
120
ILINK RX
O
Abnormal current detection signal output terminal
121
ILINK RESET
O
System reset signal output terminal    Not used (Open)
122
HDMI TX
I
Serial data input terminal    Not used (Open)
123
HDMI RX
O
Serial data output terminal    Not used (Open)
124
HDMI RESET
O
System reset signal output terminal    Not used (Open)
125
FLASH SI
I
Serial data input terminal
126
FLASH SO
O
Serial data output terminal
127
ILINK CTS
O
Serial data transfer clock signal output terminal    Not used (Open)
128
ILINK RTS
I
Serial data input terminal    Not used (Open)
129
FL DATA
O
Serial data output to the fluorescent indicator tube
130
FL CLK
O
Serial data transfer clock signal output to the fluorescent indicator tube
131
NO USE
Not used (Open)
132
END FLAG
O
End flag output terminal    Not used (Open)
133
RST TRG
O
Reset signal output terminal
134
NMIX
Not used
135
XA-OUT
Not used (Open)
136
VSS
Ground
137
XA-IN
Not used
138 to 140
MD2 to MD0
I
Model destination signal input terminal
141
X-IN
I
Main system clock input terminal (12.5 MHz)
142
VCC
Power supply (+3.3V)
143
X-OUT
O
Main system clock output terminal (12.5 MHz)
144
XRESET
I
System reset signal input terminal
145
VSS
Ground
146
VCC
Power supply (+3.3V)
147
POWER RY1
O
Relay drive signal (for main power) output terminal    Not used (Open)
148
POWER RY2
O
Relay drive signal (for main power) output terminal    Not used (Open)
149, 150
FUNCTION JOG1,
I
Jog dial pulse input from the rotary encoder (for INPUT SELECT)
FUNCTION JOG2
151, 152
VOL JOG1,
I
Jog dial pulse input from the rotary encoder (for VOLUME)
VOL JOG2
153
H.P. IN
I
Headphone detection signal input terminal    “H”: headphone is connected
154
LED CLR
O
LED drive signal output terminal
155
LED LAT
O
MIC on/off control signal output terminal
156
FL CLR
O
Clear signal output terminal    Not used (Open)
157
FL LAT
O
Serial data latch pulse output to the fluorescent indicator tube
158, 159
SP-SW FA,
I
Front speaker selection switch input terminal    Not used
SP-SW FB
160
SP-SW SA (A90)
O
LED drive signal output terminal    Not used
161
SP-SW SB (A90)
O
LED drive signal output terminal    Not used
162
VSS
Ground
163
VCC
Power supply (+3.3V)
Pin No.
Pin Name
I/O
Pin Description
44
TA-F501ES
164
FSRATE
I
L/R sampling clock signal (44.1 kHz) input terminal
165
SUB-U DATA
I
Serial data input from the sub system controller
166
NO USE
Not used (Open)
167
EEPROM SDA
I/O
Two-way data bus with the EEPROM
168
EEPROM SCL
O
Serial data transfer clock signal output to the EEPROM
169, 170
+/– JOG1,
I
Jog dial pulse input terminal    Not used (Open)
+/– JOG2
171, 172
PAGE JOG1,
I
Jog dial pulse input terminal    Not used (Open)
PAGE JOG2
173
MAIN MENU JOG1
I
Jog dial pulse input terminal    Not used (Open)
174
MAIN MENU JOG2
I
Clear signal output to the fluorescent indicator tube
175
VSS
Ground
176
VCC
Power supply (+3.3V)
Pin No.
Pin Name
I/O
Pin Description
Page of 68
Display

Click on the first or last page to see other TA-F501ES service manuals if exist.