Sony SDP-E800 Service Manual ▷ View online
— 49 —
–
–
I
I
I
I
I
O
O
O
I
O
O
O
O
I
O
O
O
O
O
O
I
I
O
I
I
–
–
O
O
–
–
O
O
O
O
O
O
–
O
O
O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
• IC114 DOLBY AC-3 demodulator (SN-PM4007A)
Function
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
Function
Pin No.
Pin Name
I/O
Ground
+5V power supply
System reset input “L” : reset
Oscillation control signal input “H” : ON
Test pin (Connected to ground)
Test pin (Connected to ground)
Test pin (Connected to ground)
Test pin (Open)
Test pin (Open)
Test pin (Open)
Test pin (Connected to ground)
Test pin (Open)
Test pin (Open)
Test pin (Open)
Test pin (Open)
Test pin (Connected to ground)
Address data output to SRAM
Address data output to SRAM
Address data output to SRAM
Address data output to SRAM
Address data output to SRAM
Address data output to SRAM
Test pin (Connected to ground)
Test pin (Connected to ground)
Test pin (Open)
Test pin (Connected to ground)
Test pin (Connected to ground)
Ground
+5V power supply
Address data output to SRAM
Address data output to SRAM
Ground
+5V power supply
Address data output to SRAM
Address data output to SRAM
Write enable signal output to SRAM “L” : active
Address data output to SRAM
Address data output to SRAM
Address data output to SRAM
Ground
Address data output to SRAM
Output enable output to SRAM
Address data output to SRAM
Data bus input/output with SRAM
Data bus input/output with SRAM
Data bus input/output with SRAM
Data bus input/output with SRAM
Data bus input/output with SRAM
Data bus input/output with SRAM
Data bus input/output with SRAM
GND
VDD
RESET
OSCON
DATA
MCK
MLTB
IDST
IDCK
IDO
TM0
ECCK
DEN
DRY
MSYC
TM1
A0
A1
A2
A3
A4
A5
TM2
TM3
XOUT
XIN
XENT
GND
VDD
A6
A7
GND
VDD
A12
A14
WE
A13
A8
A9
GND
A11
OE
A10
D7
D6
D5
D4
D3
D2
D1
— 50 —
Data bus input/output with SRAM
+5V power supply
Ground
Test pin (Connected to VDD)
VCXO input (18.432MHz)
VCXO output (18.432MHz)
Test pin (Connected to Ground)
Test pin (Connected to Ground)
Test pin (Connected to Ground)
Test pin (Connected to Ground)
Test pin (Open)
Test pin (Open)
Output of internal phase comparator (3 state)
Test pin (Connected to Ground)
PDO output control input “L” : output ON
Mute signal output “H” : mute
Test pin (Connected to Ground)
Test pin (Open)
Test pin (Open)
Digital-out signal output (Serial data stream output)
Dgital external input
Through out to DAOUT when DASEL is “H” (Not used)
Digital-out selection input (Not used)
Test pin (Connected to Ground)
C2 error correction state display
Outputs if corrected properly (Not used)
C2 error correction state display
Outputs number of errors at C2 (Not used)
C2 error correction state display
Outputs whether error is present at C1 (Not used)
C2 error correction state display
Outputs number of errors at C1 (Not used)
Muting input “H” mute
+5V power supply
Ground
+5V power supply (Analog)
Comparator input (+) (QPSK input)
Comparator input (–)
Ground (Analog)
Test pin (Connected to ground)
+5V power supply
Test pin (Connected to ground)
Comparate output
Comparate inverted output
9.216MHz output (Open)
Ground
Test pin (Connected to ground)
Test pin (Connected to ground)
Test pin (Connected to ground)
Test pin (Connected to ground)
Test pin (Connected to ground)
Test pin (Open)
Test pin (Open)
Ground (Analog)
+5V power supply (Analog)
D0
VDD
GND
TI1
VIN
VOUT
TI2
TI3
TLD8
TCK
TRP
TD0
PD0
TI4
PDDIS
MUTO
TI5
VLDY
DASYO
DAOUT
DAIN
DASEL
TI8
C2F1
C2F0
C1F1
C1F0
MUTI
VDD
GND
AVDD
CPIN
CMIN
AGND
TM4
VDD
DIN
DOUT
DOUTB
C9M
GND
WINGT
SYST0
SYST1
ADST0
ADST1
TM5
BUNRI
AGND
AVDD
I/O
–
–
I
I
O
I
I
I
I
O
O
O
I
I
O
I
O
O
O
I
I
I
O
O
O
O
I
–
–
–
I
I
–
I
–
I
O
O
O
–
O
O
O
O
O
I
I
–
–
Function
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
Function
Pin No.
Pin Name
I/O
— 51 —
Address buffer ground
Chip select 0 output to S-RAM (Not used)
Address data output to S-RAM (Not used)
Address bus buffer power supply (+5V)
Address data output to S-RAM(Not used)
Ground for address bus buffer
Power supply for internal logic (+5V)
Ground for internal logic
• IC118 DOLBY AC-3 decoder (DSP56009FJ88)
Function
AGND
MCS0
MA15
MA14
MA13
AVCC
MA12
AGND
QVCC
QGND
MA11
MA10
MA9
MA8
AGND
MA7
AVCC
MA6
MA5
MA4
AGND
MA3
MA2
MA1
MA0
SCK/SCL
EXTAL
QVCC
QGND
PINIT
PGND
PCAP
PVCC
SGND
MISO/SDA
RESET
MODA/IRQA
MODB/IRQB
MODC/NMI
SVCC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
–
O
O
O
O
–
O
–
–
–
O
O
O
O
–
O
–
O
O
O
–
O
O
O
O
I
I
–
–
I
–
I
–
–
I
I
I
I
I
–
Function
Pin No.
Pin Name
I/O
Address data output to S-RAM (Not used)
Ground for address bus buffer
Address data output to S-RAM (Not used)
Power supply for address bus buffer (+5V)
Address data output to S-RAM (Not used)
Ground for address bus buffer
SPI serial clock signal input from system controller
External frequency input (3 MHz)
Power supply for internal logic (+5V)
Ground for internal logic
PLL initialize input (Fixed at “L”)
Ground for PLL
PLL filter input (Connected to 0.01 µF capacitor)
Power supply for PLL (+5V)
Ground for serial port
Master data signal input from system controller
Reset signal input from system controller
Mode select A (Fixed at “H”)
Mode select B (Fixed at “L”)
Mode select C (Fixed at “H”)
Power supply for serial port (+5V)
Address data output to S-RAM (Not used)
— 52 —
Function
Master data signal output to system controller
SPI slave select signal input from system controller
Host request signal input from system controller
Ground for serial port
Audio serial data 2 signal output (Not used)
Audio serial data 1 signal output
Audio serial data 0 signal output
Power supply for serial port (+5V)
Serial clock transmission
Word select transmission
Serial clock reception
Ground for internal logic
Power supply for internal logic (+5V)
Ground for serial port
Word select reception
Audio serial data 1 signal input
Audio serial data 0 signal input
Debug serial signal output (Not used)
Debug serial signal input (Not used)
Debug serial clock signal input (Not used)
Debug request input (Fixed at “H”)
MOSI/HA0
SS/HA2
HREQ
SGND
SDO2
SDO1
SDO0
SVCC
SCKT
WST
SCKR
QGND
QVCC
SGND
WSR
SDI1
SDI0
DSO
DSI
DSCK
DR
MD7
MD6
MD5
MD4
DGND
MD3
MD2
MD1
DVCC
MD0
DGND
GPIO3
GPIO2
GPIO1
GPIO0
MRD
MWR
MA15/MCS1
MA16/MCS2/MCAS
O
I
I
–
O
O
O
–
O
O
I
–
–
–
I
I
I
O
I
I
I
I/O
I/O
I/O
I/O
–
I/O
I/O
I/O
–
I/O
–
I/O
I/O
I/O
I/O
O
O
O
O
Function
Pin No.
Pin Name
I/O
Data input/output with S-RAM (Not used)
Ground for data bus buffer
Data input/output with S-RAM (Not used)
Power supply for data bus buffer (+5V)
Data input/output with S-RAM (Not used)
Ground for data bus buffer
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
General DSP input/output (Not used)
Write strobe signal output to S-RAM (Not used)
Read strobe signal output to S-RAM (Not used)
Low address strobe signal output to S-RAM (Not used)
Column address strobe signal output to S-RAM (Not used)
Click on the first or last page to see other SDP-E800 service manuals if exist.