DOWNLOAD Sharp LC-19A1E (serv.man5) Service Manual ↓ Size: 9.03 MB | Pages: 31 in PDF or view online for FREE

LC-19A1E-BK/WH

5 – 2

16

IC302

AUDIO CODEC

VHIWM8983++-1Y

The WM8983 is a low power, high quality stereo codec designed for 
portable multimedia applications.
The device integrates preamps for stereo differential mics, and 
includes drivers for speaker, headphone and differential or stereo line 
output. Advanced on-chip digital signal processing includes a 5-band 
equalizer, a mixed signal Automatic Level Control for the microphone 
or line input through the ADC as well as a purely digital limiter function 
for record or playback.

M8

17

IC303

20W-STEREO-
AMP

VHiYDA147SZ-1Y

YDA147 is the efficient digital audio power amplifier of the maximum 
output 20W (VDDP=14V,RL=4)*2ch.
YDA147 mounts with “Pure pulse direct speaker drive circuit” that 
reduces the distortion and the noise mixing the pulse output signal 
and drives the speaker directly, and has achieved the low distortion 
characteristic and the low noise characteristic of the maximum level 
as a digital amplifier of this class. 

M8

18

IC304

2CH-MULTI-
PLEXER

VHi7WH157FK-1Y

TC7WH157 is the ultra high-speed multiplexer which used silicon gate 
technology. In this machine, it used to as ON/OFF-SW of the DAC-
CLK signal of the I2S-DATA signal input from HDMI-IC to A-CODEC.

M8

19

IC701

Series regulator

VHiPQ200WNA-1Y

This IC generates VLSB12V-regurator. 

M9

20

IC703

STEP-DOWN-
CONV

VHiMP1415C+-1Y

This IC generates B3.3V-regurator. 

M9

21

IC704

DC/DC-CONV *2

VHiMM3203B+-1Y

This IC generates VGL (-7V)/VGH (B28V)-regurator. 

M9

22

IC705

STEP-DOWN-
CONV

VHiMP2259++-1Y

This IC generates B1.5V-regurator. 

M9

[AV-TERMINAL Section]

1

IC501

AV-switch

VHiMM1492BJ-1Y

This IC is a 5-input 2-output AV switch controlled by the I2C BUS 
developed for use in television.
Because there are 2 outputs, it supports 2 screens and P-IN-P, and 
also supports an external output (monitor) pin.

AV

2

IC502

RS-232C-RECEI/
DRIV

VHiiSL83220-1Y

The Intersil ISL83220E is a 3.0V to 5.5V powered RS-232 transmitter/
receiver which meets ElA/TIA-232 and V.28/V.24 specifications, even 
at VCC = 3.0V.

AV

3

IC504

SERIES-REG

VHiPQ050DNA-1Y

This IC generates B5V-regurator. 

AV

4

IC505

STEP-DOWN-
CONV

VHiMP1415C+-1Y

This IC generates B5.6V-regurator. 

AV

5

IC506

OP-AMP *2

VHiNJM4565V-1Y

The NJM456 integrated circuit is a high-gain, wide-bandwidth, dual 
low noise operational amplifier capable of driving 20V peak-to-peak 
into 400

Ω load.

In this model, it used to the amplifier of the audio L/R signal outputted 
from SCART1.

AV

[INV/POWER Section]

1

IC7501

INV-CTL

BD9883FV

BD9883FV is IC for DC-AC inverter control. 

POW

LC-19A1E-BK/WH

5 – 3

B16

GPIO07

O

General purpose I/O port GPIO07

U_D_OUT

A16

GPIO06

O

General purpose I/O port GPIO06

L_R_OUT

D15

GPIO05

O

General purpose I/O port GPIO05

open

C15

GPIO04

O

General purpose I/O port GPIO04

PDN

B15

GPIO03

O

General purpose I/O port GPIO03

INV-POWER

A15

GPIO02

O

General purpose I/O port GPIO02

A-SW1

D14

GPIO01

O

General purpose I/O port GPIO01

A-SW2

C14

GPIO00

O

General purpose I/O port GPIO00

AD-RESET

B14

GPIO17

O

General purpose I/O port GPIO17

F-RESET

A14

GPIO16

O

General purpose I/O port GPIO16

WP-CONT

C13

GPIO15

I

General purpose I/O port GPIO15

HPD

B13

GPIO14

O

General purpose I/O port GPIO14

HPD-CTRL

A13

GPIO13

I

General purpose I/O port GPIO13

D-CONNECT

C12

GPIO12

I

General purpose I/O port GPIO12

SSW

B12

GPIO11

I

General purpose I/O port GPIO11

HP-DET

A12

GPIO10

O

General purpose I/O port GPIO10

open

D11

GPIO27

O

General purpose I/O port GPIO27

HP-MUTE

C11

GPIO26

O

General purpose I/O port GPIO26

SPDIF-MUTE

B11

GPIO25

O

General purpose I/O port GPIO25

DTV-SEL

A11

GPIO24

O

General purpose I/O port GPIO24

MPSEL-OUT

D10

GPIO23

O

General purpose I/O port GPIO23

AMP-HOGO

C10

GPIO22

O

General purpose I/O port GPIO22

open

B10

GPIO21

O

General purpose I/O port GPIO21

SCART-MUTE

A10

GPIO20

I

General purpose I/O port GPIO20

I2C-GATE

L22

GPIO37

O

General purpose I/O port GPIO37

DTV_D_A_SEL

L23

GPIO36

O

General purpose I/O port GPIO36

DTV_INT

K20

GPIO35

O

General purpose I/O port GPIO35

A-MUTE-ENABLE

K21

GPIO34

I

General purpose I/O port GPIO34

B5V

K22

GPIO33

O

General purpose I/O port GPIO33

ANT-POWER

LC-19A1E-BK/WH

5 – 4

K23

GPIO32

O

General purpose I/O port GPIO32

SMT-CMD

J20

GPIO31

O

General purpose I/O port GPIO31

SMT-RST

J21

GPIO30

O

General purpose I/O port GPIO30

CLK-SEL

J22

GPIO47

O

General purpose I/O port GPIO47

DTV_CS

J23

GPIO46

O

General purpose I/O port GPIO46

DTV_CLOCK

H20

GPIO45

O

General purpose I/O port GPIO45

DTV_DO

H21

GPIO44

O

General purpose I/O port GPIO44

DTV_DI

H22

GPIO43

O

General purpose I/O port GPIO43

SP-MUTE

H23

GPIO42

O

General purpose I/O port GPIO42

L-MUTE

G20

GPIO41

O

General purpose I/O port GPIO41

DTV_RESET

G21

GPIO40

O

General purpose I/O port GPIO40

DTV_POWER

G22

GPIO57

I

General purpose input and output portGPIO57 at BUSOPEN= “L”, MPSEL0= 
“L”, MPSEL1= “L”

DVP-REQ (IN)

G23

GPIO56/SCLK2

I

General purpose input and output portGPIO56 at BUSOPEN= “L”, MPSEL0= 
“L”, MPSEL1= “L” or BUSOPEN= “H”, MPSEL0= “L”, MPSEL1= “H”

DVP_CLK

F20

GPIO55/TXD2

O

General purpose input and output portGPIO55/UART2 transmit data at BUSO-
PEN= “L”, MPSEL0= “L”, MPSEL1= “L” or BUSOPEN= “H”, MPSEL0= “L”, 
MPSEL1= “H”

DVP_TXD

F21

GPIO54/RXD2

I

General purpose input and output portGPIO53/UART2 receive data at BUSO-
PEN= “L”, MPSEL0= “L”, MPSEL1= “L” or BUSOPEN= “H”, MPSEL0= “L”, 
MPSEL1= “H”

DVP_RXD

C17

GPIO53

I

General purpose input and output port GPIO53/                        

E2P-STOP

B17

GPIO52

I/O

General purpose input and output port GPIO52

SMT_SEL

A17

GPIO51

I/O

General purpose input and output port GPIO51

SMTD_0

C16

GPIO50

I/O

General purpose input and output port GPIO50

SMTD_1

A6

GPIO67/SCL0

I

General purpose input and output port GP GPIO67/I2C-bus 0 interface transfer 
clock. 

SCL1

B6

GPIO66/SDA0

I/O

General purpose input and output port GPIO66/ 
I2C-bus 0 interface transmit/ receive data                                 

SDA1

B5

GPIO65/SCL1

I

General purpose input and output port GPIO65/
I2C-bus 1 interface transfer clock.

SCL2

C5

GPIO64/SDA1

I/O

General purpose input and output port GPIO64/
I2C-bus 1 interface transmit/receive data.

SDA2

C4

GPIO63/SCL2

I

General purpose input and output port GPIO63/
I2C-bus 2 interface transfer clock.

SCL3

A5

GPIO62/SDA2

I/O

General purpose input and output port GPIO62/
I2C-bus 2 interface transmit/receive data.

SDA3

B7

GPIO61/INT0

I

General purpose input and output port GPIO61/External interruption terminal 0

DVP-INT (IN)

A7

GPIO60/INT1

I

General purpose input and output port GPIO60/External interruption terminal 1

ICC-INT

C6

INT2

I

External interruption terminal 2

DTV_REQ/ERR

C9

TCK

I

Clock for SDI

JTAG-TCK

B9

TDI

I

Data input for SDI 

JTAG-TDI

A9

TDO

O

Data output for SDI 

JTAG-TDO

C7

TMS

I

Mode select for SDI

JTAG-TMS

C8

TRS

I

Reset for SDI

JTAG-TRS

B4

TRDATA0

I

Trace data 0 for SDI

TRDATA0

A4

TRDATA1

I

Trace data 1 for SDI

TRDATA1

C3

TRDATA2

I

Trace data 2 for SDI

TRDATA2

B3

TRDATA3

I

Trace data 3 for SDI

TRDATA3

A3

TRDATA4

I

Trace data 4 for SDI

TRDATA4

C2

TRDATA5

I

Trace data 5 for SDI

TRDATA5

B2

TRDATA6

I

Trace data 6 for SDI

TRDATA6

A2

TRDATA7

I

Trace data 7 for SDI

TRDATA7

C1

TRSYNC

I

Trace synchronizing signal for SDI

TRSYNC

B1

TRCLK

I

Trace clock signal for SDI

TRCLK

AB1

PXD00

I

Digital video signal input 00 (A)

open

Y2

PXD01

I

Digital video signal input 01 (A)

open

AA2

PXD02

I

Digital video signal input 02 (A)

HDMI_B

AB2

PXD03

I

Digital video signal input 03 (A)

HDMI_B

AC2

PXD04

I

Digital video signal input 04 (A)

HDMI_B

AA3

PXD05

I

Digital video signal input 05 (A)

HDMI_B

AB3

PXD06

I

Digital video signal input 06 (A)

HDMI_B

AC3

PXD07

I

Digital video signal input 07 (A)

HDMI_B

AA4

PXD08

I

Digital video signal input 08 (A)

HDMI_B

AB4

PXD09

I

Digital video signal input 09 (A)

HDMI_B

AC4

PXD10

I

Digital video signal input 10 (B)

NC

LC-19A1E-BK/WH

5 – 5

AA5

PXD11

I

Digital video signal input 11 (B)

NC

AB5

PXD12

I

Digital video signal input 12 (B)

HDMI_G

AC5

PXD13

I

Digital video signal input 13 (B)

HDMI_G

Y6

PXD14

I

Digital video signal input 14 (B)

HDMI_G

AA6

PXD15

I

Digital video signal input 15 (B)

HDMI_G

AB6

PXD16

I

Digital video signal input 16 (B)

HDMI_G

AC6

PXD17

I

Digital video signal input 17 (B)

HDMI_G

Y7

PXD18

I

Digital video signal input 18 (B)

HDMI_G

AA7

PXD19

I

Digital video signal input 19 (B)

HDMI_G

AB7

PXD20

I

Digital video signal input 20 (C)

NC

AC7

PXD21

I

Digital video signal input 21 (C)

NC

Y8

PXD22

I

Digital video signal input 22 (C)

HDMI_R

AA8

PXD23

I

Digital video signal input 23 (C)

HDMI_R

AB8

PXD24

I

Digital video signal input 24 (C)

HDMI_R

AC8

PXD25

I

Digital video signal input 25 (C)

HDMI_R

AA9

PXD26

I

Digital video signal input 26 (C)

HDMI_R

AB9

PXD27

I

Digital video signal input 27 (C)

HDMI_R

AC9

PXD28

I

Digital video signal input 28 (C)

HDMI_R

AA10

PXD29

I

Digital video signal input 29 (C)

HDMI_R

AB12

PXD30

I

Digital video signal input 30 (D)

R-GND

AC12

PXD31

I

Digital video signal input 31 (D)

R-GND

AA13

PXD32

I

Digital video signal input 32 (D)

R-GND

AB13

PXD33

I

Digital video signal input 33 (D)

R-GND

AC13

PXD34

I

Digital video signal input 34 (D)

R-GND

AA14

PXD35

I

Digital video signal input 35 (D)

R-GND

AB14

PXD36

I

Digital video signal input 36 (D)

R-GND

AC14

PXD37

I

Digital video signal input 37 (D)

R-GND

AA15

PXD38

I

Digital video signal input 38 (D)

R-GND

AB15

PXD39

I

Digital video signal input 39 (D)

R-GND

AB11

VDIN

I

Vertical Synchronizing signal input 1

HDMI_VSO

AA11

HDIN

I

Horizontal Synchronizing signal input 1

HDMI_HSO

AA12

DEIN

I

Digital enable signal input

HDMI_DE

AC11

PXCLK

I

Digital clock input1

HDMI_CK01

AB16

VDIN2

I

Vertical Synchronizing signal input 2

R-3.3V

AC15

HDIN2

I

Horizontal Synchronizing signal input 2

R-3.3V

AC16

PXCLK2

I

Digital clock input2

HDMI_CK02

Y1

PCVDIN

I

The Vertical Synchronizing signal when inputting an analogue signal to PC 

M2_PC_V

AA1

PCHDIN

I

The Horizontal Synchronizing signal when inputting an analogue signal to PC

M2_PC_H

AB10

XIN

I

The buffer input of the oscillator for system clocks

XIN

AC10

XOUT

O

The buffer output of the oscillator for system clocks

XOUT

B8

XCIN

I

The buffer input of 32KHz crystal oscillator

XIN

A8

XCOUT

O

The buffer output of 32KHz crystal oscillator

XOUT

D20

RESET

I

System reset input

RESET (IN)

E4

TESTMODE0

I

Test mode0 (Fixed “L”)

GND

F4

TESTMODE1

I

Test mode1 (Fixed “L”) 

GND

D4

BUSOPEN

I

Built-in microcomputer control of DVP
Serial access control

BUSOPEN

D2

MPSEL0

I

MPSEL0

D3

MPSEL1

I

MPSEL1

G2

LPF1

—

LPF Filter for high multiply PLL

C-3.3V

Y23

LPF2

—

LPF Filter for panel PLL

C-GND

P23

QGL0/TXOUT0M

O

Panel signal output G0/LVDS 0-ch Inverted output
(It connects to TXOUT0P through 100 ohms.)

RA-

P22

QGL1/TXOUT0P

O

Panel signal output G1/LVDS 0-ch output
(It connects to TXOUT0M through 100 ohms.)

RA+

R23

QGL2/TXOUT1M

O

Panel signal output G2/LVDS 1-ch Inverted output
(It connects to TXOUT1P through 100 ohms.)

RB-

L

L

don

㵭t care Built-in microcomputer control

L

H

L

Prohibit of setting

L

H

H

I2C-bus control

H

L

L

Prohibit of setting

H

L

H

4 line serial control

L

L

don

㵭t care Prohibit of setting