DOWNLOAD Panasonic DP-8020E / 8020P* / 8016P (serv.man2) Service Manual ↓ Size: 8.37 MB | Pages: 126 in PDF or view online for FREE

5

DP-8020E/8020P*/8016P

DEC 2006

Ver. 1.0

LCD

128 

x

 32

Scanner

Mechanical Control

Control Panel

i-ADF

Power PC405PM

200MHz

APPI

DZAC000332

SIO
3-ch

PCIC

INTC

USB

1.1

MAC

1284C

ISIS2

PCIC

PCI BUS 33MHz

PRINT

ATC

DRAMC

DRAMC

SCAN

SDRAM

256Mbit 

x

 16

SDRAM

128Mbit 

x

 16

DRAM
CARD

16/64/128MB OPTION

Super

PYXION2

PWM

PM1075

UDMA66

INTC

CCD

AFE

LM98513

RESET

V850ES/KG1

PNL Control

CPU

M16C/80

Mech Sub CPU

26.74758MHz

F-ROM 
PROGRAM

4Mbit

8MHz

SPC

8

DRAMC

F-ROM (Image)

16Mbit 

x

 16

F-ROM(BOOT)

4Mbit 

x

 8

F-ROM (Program)

32Mbit 

x

 16

F-ROM(Program)

64Mbit 

x

 16

EXBUS

PLCC SOCKET

16

16

16

8

Image/System Backup

Main

32

Fax Image
Download

OPTION

PLL

10Base-T/100Base-Tx

72P SO-DIMM

SOL

SOL

STAMP Solenoid 

(OPTION)

Home Position 

Sensor

ADF/Cover Open 

Detection Sensor
Angle Sensor

LM

Scannig Motor

Duplex Sensor

CSS REMOTE

SIO
2-ch

32.768KHz

BATTERY

RJ45

ASIC

Mech Control

PLL

SYSTEM

JTAG

1284

Page Memory

Sort Memory

PLL

IMAGE

PRINTER I/F

RST

HDD40P

PCICLK3

OPTION

 Sort Memory

nINTSIO0

nINTISIS

nINTSIO1

Modulated

GPIO

IIC

PS

 

+5V

+24V

+5V

+5VD

+24V

EEPROM(MAC)

FM93C46

JTAG

JTAG

RS-232 BUFFER

RS-232 BUFFER

PC for Debug

FRM8

F-ROM(Program)

64Mbit 

x

 16

16

FRM8

SDRAM

256Mbit 

x

 16

Standard

64MB

4MB

2MB

PS/PCL
PCL Program(Japan only)

16MB

32MB

18.5MHz

+5V

12V REG

+24V

SC PCB

5V REG

+5VL

LVPS

Power WS

LVDS

SN65LVDS1DBV

16P

Risc Trace

CSS REMOTE

DONGLE

1-3

Sync Clock

+5Vp

SDRAM

256Mbit 

x

 16

USB

1.1

USB-B

Printer I/F

S/P

16

SYSTEM

RESET

20P

OPTION

DCM

DUPLEX

FAN

SOL

Duplex 

Solenoid

Registration Roller Sensor
Paper Exit Sensor 

Main Unit

ADM

PANEL DOWNLOAD

I/O

FIFO

HDD

ATA 80GB

PSU

(5V/12V)

DC12

+24V
+5VD

33.1776MHz

CLOCK GEN

CY25812

16.5888MHz

CLK

BUFFER

F-ROM CARD

4/8MB

OPTION

PCMCIA SOCKET

CLOCK GEN

CY25811

16.5888MHz

16.5888MHz

P

O

W

 

+3.3V

2.5V REG

300mA

+2.5V(PPC)

+5V

+24V

1.5V REG

300mA

+1.5V(ISIS2)

1.8V REG

300mA

+1.8V(SP2)

LAMP

INVERTER

CL

x

 3

Original Length 

Sensor 

x

 2

Eject Sensor
Duplex Eject Sensor
ADF Exit Cover Sensor
Original Detection Senosr
ADF Cover Open Detection 

Sensor
Read Point Sensor

Inverting Roller Clutch
ADF Roller Clutch
Feed2 Roller Clutch

Release Lever Plate 

Solenoid
Reversing Guide1 Solenoid
Duplex2 Guide Solenoid
STAMP Solenoid (OPTION)

ADF Motor

3

ADF

ADM

CL

Original Length 
Sensor 

x

 2

ADF Roller Clutch

ADF Motor

Scanner
Motor Driver

SLA7044

LSU

PM

BD

LD

SLA

7042

Motor
Driver

Motor
Driver

SLA

7042

6

5

2

2

SRAM

256Kbit

16.588MHz

SSCG

Unmodulated

DRUM

D/A

Convert

DCM

Main Motor

DCM

Bottle 

Motor

Bypass Feed 

Solenoid

LED

Total 

Counter

9

9 9

CL

x

 2

Paper Feed Clutch
Registration Roller Clutch

Waste Toner Full

Bottle Detect

2nd Tray Detection 

Sensor
No Paper Sensor
Upper Limit Sensor

Thermistor

3

Toner Density 

Sensor

Size Sensor 

x

 2

2

Size Sensor 

x

 2

2

Size Sensor

x

 2

Bypass Feed 

No Paper 

Sensor

Bypass Feed 

Sensor

MULTI FEED

Intermediate Roller 

Clutch
Paper Feed Clutch

3

Jam Cover Sensor
Registration Sensor

2

1st Tray Detection Sensor
No Paper Sensor
Upper Limit Sensor

3

Key Counter

Intermediate Roller 

Clutch
Paper Feed Clutch

3

Jam Cover Sensor
Registration Sensor

2

CL

x

 2

3

2

LED

KEY

KEY

+5V

+5Vp

+24V

 FXB (option)

                

Speaker

«

MJR

Line

Telephone

CODEC

MN86065

MODEM

195006

RJ11

RJ11

Ring

Analog

DAA

F

A

X

O

P

T

I

O

N

A
D
F

Original 
Detect

Heater

INLET

ADF Motor Dr

RTC

Controller

PHY

DP83847

25MHz

DCM

1st Tray 
Lift Motoe

3rd Tray Drive 

Motor

DCM

3rd Tray Lift Motor

DCM

2nd Tray Lift Motor

DCM

Touch
Buzzer

CODEC

+3.3V

+5VD

+5Vp

SYSCLK

PCICLK1

PCICLK3

nINTPCIO

nINTATA

BZ

48.0MHz

MCLKI

Toner Bottle 

Home Position 

Sensor

FAN

4P

PCL Font (Japan only)

Heater

Size Sensor

x

 3 (Japan)

Open 
Detect

to SPC

to SPC

2nd Tray Detection 

Sensor
No Paper Sensor
Upper Limit Sensor

Intermediate Roller 

Clutch
Paper Feed Clutch

Jam Cover Sensor
Registration Sensor

4th Tray Lift Motor

2nd Tray Detection 

Sensor
No Paper Sensor
Upper Limit Sensor

Level
Change

CL

x

 2

CL

x

 2

6

DEC 2006

Ver. 1.0

DP-8020E/8020P*/8016P

7

DEC 2006

Ver. 1.0

DP-8020E/8020P*/8016P

1. System CPU

The System CPU (PPC405PM) is a 32-bit RISC (Reduced Instruction Set Computer) type of CPU and
EBC Control (ROM/SRAM), PC100 SDRAM Control, PCI Control, DMA Control, Serial Communication 
Port, Timer, Interrupt Control, Ethernet MAC and IIC Control are integrated into 1 chip. 
The EBC is connected to the Power-on Boot space. The 405 processor will begin with an initial fetch to 
address 0xFFFFFFFC. The EBC is setup to respond to this Boot address and the request is directed to 
bank 0. This bank must have a ROM attached with the Boot code to begin the processor execution.

• EBC Control

A 7-port peripheral bus control, used to transfer data between the following devices.
Boot ROM (IC12)
Main Program F-ROM (IC2)
System Backup F-ROM (IC3)
API (IC11)
Option Card Slots (CN62)
Option FAX Board

• SDRAM Control

Generates High Speed SDRAM Control Signal and Refresh Control when the power is ON.

• PCI Control

A 6-ch PCI control bus, used to transfer data between the following devices.
Imaging ASIC (ISIS2)

• Serial Communication Port

A 3-ch Serial Communication Port, used to interface the following devices.
CPU: Panel Unit (Panel CPU)
CPU: Sub CPU for Scanning and Printing (M16C/80)
CSS Debug Port for PC

• Timer Control

Used to program the standard timer.

• Interrupt Control

Controls receipt & transfer to CPU the interrupt from ISIS2, Modem, LSI, Option, etc.

• I/O Port (DZAC000332)

Used to control lines and reset control around LSI, etc.

• Ethernet MAC

Supports Auto-sensing 10Base-T/100Base-TX, Full / Half Duplex modes.

• IIC Control

A 1-ch IIC Port, used to interface for SPC Program Download.

8

DEC 2006

Ver. 1.0

DP-8020E/8020P*/8016P

2. System Memory

Consists of the following memory.

• F-ROM (IC2: 4MB) used for Main programming.
• F-ROM (IC3: 2MB) used for System Backup and Data Image Memory.

During a Blackout, backs up the image data.

• SDRAM (IC13~16) contains the Programs for System Backup and Data Image Memory.

Boot Program and the Main Program execute this Memory.

• F-ROM (FRM8: 8MB) used for Optional PCL or PS/PCL Programming.
• F-ROM (FRM8: 8MB) used for Optional Internet Fax Programming.

During a Blackout, backs up the Program.
This program can be rewritten via a Network.

3. Optional System Memory

The Optional Memories are:

• F-ROM (Card) 

→ F-ROM Card (4/8MB) Image Data Memory expansion

During a Blackout, backs up the image data.
This program can be rewritten by rebooting the main program from this card.
The program can be backed up to this card.

• F-ROM (FRM8) 

→ FRM8 Expansion Memory Board (8MB, 1Slot) Option Program and Font 

Memory for expansion 
This program can be rewritten via a Network.

4. Image Control Gate Array (ISIS2)

DZAC000331 (ISIS2) is a New Image Control Gate Array and provides the CPU peripheral function.

• Scan Data Control

Used to control data transfer via the following devices.
Scan Control LSI (Super PYXION 2, IC28) 

←→ Scanner

• Print Data Control

Used to control data transfer a via the following devices.
Print Control Driver IC (IC36 and 38) 

←→ LSU

•  Image Control

Controls receipt & transfer with ISIS2 for Image Sort and GDI Driver, which includes the JBIG 
Conversion.

•  USB Interface Control

USB 1.1 is supported.