DOWNLOAD Panasonic KX-TDA620BX (serv.man8) Service Manual ↓ Size: 5.85 MB | Pages: 67 in PDF or view online for FREE

Model
KX-TDA620BX (serv.man8)
Pages
67
Size
5.85 MB
Type
PDF
Document
Service Manual / Supplement
Brand
Device
PBX / HYBRID IP-PBX
File
kx-tda620bx-sm8.pdf
Date

Panasonic KX-TDA620BX (serv.man8) Service Manual / Supplement ▷ View online

9
KX-TDA620 Series
4.2.3.
Circuit Description
ASIC Block (Sheet1)
This block is capable of controlling the EC bus, which is a way of accessing the option card.
It also realizes TSW function by controlling the CT bus (8.192MHz HW clock; 8 highways, 128 timeslots). At the same time, it is
capable of controlling conference call with a range of 3 parties of 10 to 8 parties of 4.
It also generates single or DTMF tones in any highway or time slot. 
CPU Block (Sheet2)
The CPU block consists of IC200 (CPU), X201 (Clock for timer), IC202 (spread clock).
IC200 is the CPU that controls the expansion shelf, X201 is the clock that the CPU uses internally, and IC202 is a driver to trans-
mit the CPU operating clock from the ASIC block.
Memory Block (Sheet3)
This block consists of IC301, 302 (SDRAM), IC303 (flash ROM), IC304 (SRAM), as well as the following to separate the main
and local buses: IC305, IC306, IC307, IC308, IC309, IC310, IC311, IC313 (Logic IC).
In flash memory are stored the boot and operating programs.
SDRAM is the region in which the operating program is actually expanded and run.
SRAM is the region in which an error log is temporarily stored during operation.
Access to ICs and all RAM aside from SDRAM is done through the separated local bus.
CircLink Block (Sheet4)
This block consists of IC401 (Controller), X401 (source clock 40MHz), and IC410. 
Through message communication among controllers within the BUS-M card mounted in the basic shelf, packet communication
with EMPR of the basic shelf is made possible.
LVDS is used for actual communication.
IC402 serves an auxiliary role when the CPU accesses other ICs.
System TSW Block (Sheet5)
This block consists of IC501 (TSW). 
It is capable of exchanging voice data between the CT bus (1024ch) within the unit and the voice bus (384ch) of the basic shelf.
Bus Cable Connection Block (Sheet6)
This block consists of IC601, 602, 603, 604, 605 (LVDS) and CN601 (BUS Cable Connector).
Each control signal is converted to a differential signal through LVDS device and sent to the bus cable.
On board Power supply (Sheet7)
The power supply block consists of IC701 (DC/DC converter), Q712 (transistor), IC703 (regulator).
IC701 and Q712 are circuits to generate 3.3V used in nearly all of the ICs. 
IC703 generates 1.5V used in the CPU (IC200). 
10
KX-TDA620 Series
Explanation of signals used in the block diagrams
Signal Name
Contents
EC_AD[15:0]
Address of EC Synchronous bus, Data Bus.
EC_CBE[1:0]
EC Bus command /Byte enable: The indicator drives as bus command in the address phase and as byte
enable in the data phase.
EC_nCDET
EC line card detection signal: Asynchronous interrupting signal
EC_CLK
Clock of EC Synchronous Bus (8MHz) All the EC Bus signal except nRESET/EC_INT operates in sync
with signal.
EC_FARME
EC Cycle frame signal: This indicates the drive by initiator and the execution of EC bus cycle.
EC_nINT
EC Interrupt signal: This is asserted by optional card.
EC_PAR
Parity bit of EC synchronous Bus: Drive by applying even parity to AD[15:0] and CDE[1:0].
EC_nPERR
EC parity error: Flag indicating error status by parity flag.
EC_nRST
EC Reset signal: shelf reset signal
EC_nSTOP
EC Bus Stop signal: This is asserted, when target requests transaction halt to initiator.
EC_nTRDY
EC Target ready signal: This indicates the drive by target and the possible data transfer.
CT_C8
Clock 8.192MHz clock outputted from DPLL
CT_FRAME
Frame signal: 8kHz frame signal outputted from DPLL
CT_D [7:0]
CT Data Bus: Two-way serial data bus to which the drive from any card is possible in the system.
RINGER
Ringer signal :Output square-wave of 20/25Hz as source signal of ringer.
HALT
This alarms the occurrence of the decline DC voltage to line card.
Operation halt signal sent to the option card (when the DC alarm has gone off).
POWTYPE
Notification signal of the power supply type M Power Supply attached: POWTYPE[1:0]= [H, H,] L Power
Supply attached: POWTYPE[1:0]= [H, L]
LED_ALM
Control signal for the extension shelf LED_ALM  H:  Turn ON
LED_RUN
Control signal for the extension shelf LED_RUN  H:  Turn ON
nLOS_BB
Loss of line signal
nSLFFAN_ALM
Alarm signal of the casing fan
nFAN_ALM
Fan alarm signal :It goes Low at the error of the L Power Supply’s Fan.
It goes High when the Fan is normal and Power supply M, which does not carry the FAN are used.
DC_ALM
DC alarm signal :Indicates the declined DC voltage
AC_ALM
AC alarm signal: This indicates AC voltage cutoff.
RING_SYNC
Trigger signal of Ringer signal generation timing to each internal line card.
CLK_16M
Clock 16.386MHz ASIC and CPU operation Clock.
CTSW_EN
CTSW output enable signal
SHW_CLK
Voice system clock signal from the basic shelf (8MHz)
SHW_nFH
Voice system frame signal from the basic shelf (8kHz)
nIRQ_ASIC
Interrupt signal from the ASIC
nIRQ_CCLINK
Interrupt signal from CCLINK
DATA[31:0]
CPU Data Bus
ADD[16:1]
CPU Address Bus
nCS0
Flash ROM select
nCS2
SDRAM Chip select
nCS4
SRAM Chip select
nCS5
ASIC Chip select
nCS_CCLINK
CCLINK Chip select
nCS_CTSW
CTSW Chip select
nRAS
Row Address strobe: for SDRAM
nCAS
Column address strobe: for SDRAM
RD/nWR
Read / Write Signal for SDRAM
DQM[3:0]
Data input output Mask for SDRAM
L_DATA[15:0]
Local data bus
L_ADD[16:1]
Local address bus
L_nRD
Local read signal
L_nWE0, 1
Local byte write signal
L_nWE
Local write signal
L_R/nW
Local read/write signal
nWR_CCLINK
CCLINK write signal
nDS
CCLINK data strobe signal
nRDY
CPU ready signal
ESLFID[1:0]
Extension shelf ID notification signal
BM_nRESET
Extension shelf reset signal
nDTACK
nDTACK signal from CTSW
nWAIT_NEXUS
Access wait signal from the ASIC
S_RING_SYNC
Ringer synchronous input signal from the basic shelf
S_nRESET
Reset input signal from the basic shelf
CPU_STATUS[1:0]
BUS-S status display
CLK_40M
CircLink operating clock (40.0MHz)
CCLINK_TXD
CircLink send data
11
KX-TDA620 Series
4.3.
Back Board Circuit Operation
The back board (BB) connects signals between optional card in KX-TDA620. It also supplies power from the power supply unit
to the cards.
Connectors Explanation
(1) Power Supply Unit Connector: CN100
(2) Free Slot Connectors: CN101 to CN111
(3) BUS-S Card Connector: CN112
(4) FAN Connector: CN115
(5) LED Connector: CN114
(6)Voltage drop Resistor for Fan control: R400
CCLINK_RXD
CircLink receive data
CCLINK_TXEN
CircLink send data valid
CLK_20M
CTSW operating clock (20.0MHz)
SHWU[2:0]
Intersystem highway upstream data
SHWD[2:0]
Intersystem highway downstream data
SHWU[2:0]_P/N
Intersystem highway upstream differential signal
SHWD[2:0]_P/N
Intersystem highway downstream differential signal
SHW_CLK_P/N
Intersystem clock differential signal
SHW_nFH_P/N
Intersystem frame timing differential signal
S_RINGSYNC_P/N
Ringer synchronous differential signal 
S_nRESET_P/N
Extension shelf reset differential signal
CT_NETREF_P/N
Differential signal of the extension shelf synchronous reference signal 
CCLINK_P/N
Circlink communication differential signal
nLOS_P/N
Differential signal for loss of line indicator
CPU_STATUS[1:0]_P/N
Differential signal for BUS-S status
nSLF_PRS
Extension shelf connection display signal
S_ESLFID[1:0]
Extension shelf ID notification signal
+15V
Power supply
3.3V
IC power supply on the card 
3.3VB
Backup power supply (3.3V)
1.5V
Power supply for CPU (IC200)
12
KX-TDA620 Series
4.4.
Outline
4.4.1.
General Description
The TDA620 is a port expansion unit for the TDA600. 
Control of the telephone operates as a PBX, control of the call path, and control of the power supply of the option card contained
in the shelf are done by the BUS-S card.
BUS-S, the option card, and power supply are connected each other through the backboard, and are connected to BUS-M con-
tained in the TDA600 with a bus cable.
The LPR card has a sub-processor, communicates with the CPU of BUS-S through DPRAM of the on board ASIC and controls
various terminals.
4.4.1.1.
BUS-S Card
This card is a control card for the expansion shelf. It controls the option card contained in the expansion shelf according to the
instructions of EMPR. 
On the BUS-S card are LEDs in two colors that indicate the status of the card and the bus cable connector for connecting to the
BUS-M card. 
Card component outline: 
• 32bit CPU
• SDRAMs, SRAM
•  FLASH memory
•System TSW, Communication IC
• Lithium Battery for back-up of static RAM.
4.4.1.2.
Back Board
BB is the motherboard of the expansion shelf.
This board connects the power supply to BUS-S and the option card.
4.4.1.3.
Power Supply Unit
This unit is switching regulator power supply and supplies DC voltages to BUS-S card, and optional service card (free slot). PSU
(power supply unit) has four outputs (40V, 30V, 15VPT, 15V). 15V output is supplied only in BUS-S card and option card. Other
outputs are mainly used as an object for the electric supply to a terminal. Refer to each S/M for the details of PSU.
Page of 67
Display

Click on the first or last page to see other KX-TDA620BX (serv.man8) service manuals if exist.