Sony MDX-C7890R Service Manual ▷ View online
– 40 –
IC300
LC75374E
+
–
–
+
–
–
+
–
–
+
–
+
–
+
–
–
+
–
–
+
–
+
–
+
–
+
–
–
+
–
–
+
–
+
–
DECODER
LATCH
SHIFT
REGISTER
CONTROL
–
+
+
–
–
1
2
3 4
5
6 7 8
9 10
20
19
18
17
16
15
14
13
12
11
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
43
44
LSELO
L4
L3
L3
L2
L1
VDD
R1
R2
R3
R4
R4
RSELO
RVRIN
RCOM
RT1
RT2
RT3
RTOUT
RSIN
NC
NC
RSB1
RSB2
RFIN
RFOUT
RROUT
VSS
CL
DI
CE
VREF
LROUT
LFOUT
LFIN
LSB2
LSB1
NC
NC
LSIN
LTOUT
LT3
LT2
LT1
LCOM
LVRIN
IC800
BA3918-V3
+
–
+
–
+
–
+
–
OVER VOLTAGE
PROTECT
REGULATOR
1
2 3 4
5
6
7
8
9
10
12
11
NC
MODE2
MODE1
STB
VDD
AMP
VCC
ANT
COM
AM
FM
GND
– 41 –
• Waveforms
– MECHANISM DECK Section –
– MECHANISM DECK Section –
1
IC302
@§
(TE) (PLAY MODE)
2
IC302
#¢
(FE) (PLAY MODE)
3
IC302
#•
(RF) (PLAY MODE)
4
IC301
@∞
(LRCK) (PLAY MODE)
6
IC501
#¡
(EXTAL) (PLAY MODE)
7
IC304
3
(IN) (PLAY MODE)
– MAIN Section –
1
IC204
1
(IN) (PLAY MODE)
2
IC204
3
(IN) (PLAY MODE)
5
IC301
@§
(XBCK) (PLAY MODE)
3
IC201
1
(LRCL) (PLAY MODE)
4
IC201
2
(BCKI) (PLAY MODE)
5
IC202
1
(XTI) (PLAY MODE)
6
IC202
4
(LRCK) (PLAY MODE)
7
IC202
6
(BCK) (PLAY MODE)
0.5 Vp-p
0.3 Vp-p
1.2 Vp-p
3.5 Vp-p
23
µ
s
4.5 Vp-p
356
µ
s
2.7 Vp-p
0.1
µ
s
3.5 Vp-p
44 ns
4.5 Vp-p
23
µ
s
3.7 Vp-p
356 ns
5.1 Vp-p
23
µ
s
5.2 Vp-p
354 ns
3.3 Vp-p
88 ns
5.1 Vp-p
23
µ
s
4.9 Vp-p
472 ns
– 42 –
9
IC100
1
(XI) (RADIO MODE)
0
IC700
(£
(X1)
!¡
IC700
&£
(X1A)
– PANEL Section –
1
IC801
@º
(OSC IN)
1.8 Vp-p
139 ns
5.6 Vp-p
272 ns
5 Vp-p
31
µ
s
2.1 Vp-p
5.2
µ
s
8
IC102
5
(OSCI) (FM MODE)
3.8 Vp-p
230 ns
– 43 –
5-7.
IC PIN FUNCTION DESCRIPTION
•
SERVO BOARD IC301 CXD2652AR
Pin No.
Pin Name
I/O
Function
1
MNT0
O
Focus OK signal output to the MD mechanism controller (IC501)
“H” is output when focus is on (“L”: NG)
“H” is output when focus is on (“L”: NG)
2
MNT1
O
Track jump detection signal output to the MD mechanism controller (IC501)
3
MNT2
O
Monitor 2 signal output to the MD mechanism controller (IC501)
4
MNT3
O
Monitor 3 signal output to the MD mechanism controller (IC501)
5
SWDT
I
Writing serial data signal input from the MD mechanism controller (IC501)
6
SCLK
I
Serial data transfer clock signal input from the MD mechanism controller (IC501)
7
XLAT
I
Serial data latch pulse signal input from the MD mechanism controller (IC501)
8
SRDT
O (3)
Reading serial data signal output to the MD mechanism controller (IC501)
9
SENS
O (3)
Internal status (SENSE) output to the MD mechanism controller (IC501)
10
XRST
I
Reset signal input from the MD mechanism controller (IC501) “L”: reset
11
SQSY
O
Subcode Q sync (SCOR) output to the MD mechanism controller (IC501)
“L” is output every 13.3 msec Almost all, “H” is output
“L” is output every 13.3 msec Almost all, “H” is output
12
DQSY
O
Digital In U-bit CD format subcode Q sync (SCOR) output terminal
“L” is output every 13.3 msec Almost all, “H” is output Not used (open)
“L” is output every 13.3 msec Almost all, “H” is output Not used (open)
13
RECP
I
Laser power selection signal input terminal
“H”: recording mode, “L”: playback mode (fixed at “L” in this set)
“H”: recording mode, “L”: playback mode (fixed at “L” in this set)
14
XINT
O
Interrupt status output to the MD mechanism controller (IC501)
15
TX
I
Recording data output enable signal input terminal
Writing data transmission timing input (Also serves as the magnetic head on/off output)
Not used (fixed at “L”)
Writing data transmission timing input (Also serves as the magnetic head on/off output)
Not used (fixed at “L”)
16
OSCI
I
System clock signal (512Fs=22.5792 MHz) input from the oscillator circuit
17
OSCO
O
System clock signal (512Fs=22.5792 MHz) output terminal Not used (open)
18
XTSL
I
Input terminal for the system clock frequency setting
“L”: 45.1584 MHz, “H”: 22.5792 MHz (fixed at “H” in this set)
“L”: 45.1584 MHz, “H”: 22.5792 MHz (fixed at “H” in this set)
19
RVDD
—
Power supply terminal (+3.3V) (digital system)
20
RVSS
—
Ground terminal (digital system)
21
DIN
I
Digital audio signal input terminal when recording mode (for optical in) Not used (fixed at “L”)
22
DOUT
O
Digital audio signal output terminal when playback mode (for optical out) Not used (open)
23
ADDT
I
Recording data input terminal Not used (fixed at “L”)
24
DADT
O
Playback data output terminal Not used (open)
25
LRCK
O
L/R sampling clock signal (44.1 kHz) output terminal Not used (open)
26
XBCK
O
Bit clock signal (2.8224 MHz) output terminal Not used (open)
27
FS256
O
Clock signal (11.2896 MHz) output to the PCM1717E (IC202)
28
DVDD
—
Power supply terminal (+3.3V) (digital system)
29
A03
O
30
A02
O
31
A01
O
32
A00
O
33
A10
O
Address signal output to the external D-RAM Not used (open)
34
A04
O
35
A05
O
36
A06
O
Address signal output to the D-RAM (IC307)
37
A07
O
38
A08
O
39
A11
O
Address signal output to the external D-RAM Not used (open)
(DIGITAL SIGNAL PROCESSOR, DIGITAL SERVO PROCESSOR, EFM/ACIRC ENCODER/DECODER,
SHOCK PROOF MEMORY CONTROLLER, ATRAC ENCODER/DECODER, 2M BIT D-RAM)
SHOCK PROOF MEMORY CONTROLLER, ATRAC ENCODER/DECODER, 2M BIT D-RAM)
Address signal output to the D-RAM (IC307)
Click on the first or last page to see other MDX-C7890R service manuals if exist.