DOWNLOAD Sony CDX-C7850R Service Manual ↓ Size: 6.79 MB | Pages: 70 in PDF or view online for FREE

Model
CDX-C7850R
Pages
70
Size
6.79 MB
Type
PDF
Document
Service Manual
Brand
Device
Car Audio
File
cdx-c7850r.pdf
Date

Sony CDX-C7850R Service Manual ▷ View online

– 25 –
• IC501 CXD2548R (DIGITAL SERVO, DIGITAL SIGNAL PROCESSOR) (SERVO BOARD)
Pin No.
Pin Name
I/O
Pin Description
1
SYSM
I
System mute input (Not used.)
2
RMUT1
O
R-ch, “0” detection output. (“H” : ON, “L” : OFF) (Not used.)
3
LMUT2
O
L-ch, “0” detection output. (“H” : ON, “L” : OFF) (Not used.)
4
CKOUT
O
Master clock frequency division output (Not used.)
5
VDD0
Digital power supply
6
SBSO
O
Serial output of sub-P to W.
7
EXCK
I
Clock input for SBSO read output.
8
SQCK
I
Clock input for SQSO read output.
9
SQSO
O
SubQ 80 bit, PCM peak and level data 16 bit output.
10
SENS
O
SENS output. Output to CPU.
11
SCLK
I
Clock input for SENS real data read.
12
DATA
I
Serial data input from CPU.
13
XLAT
I
Latch input from CPU. Latch serial data at the falling edge.
14
CLOK
I
Serial data transfer clock input from CPU.
15
XRST
I
System reset (“L” : Reset)
16
ACDT
O
Not used.
17
PWM1
I
External control input of spindle motor.
18
XLON
O
Microcomputer extension interface (Output) (Not used.)
19
SPOA
I
Microcomputer extension interface (Input A) (Not used.)
20
WFCK
O
WFCK (Write Flame Clock) output
21
GTOP
O
GTOP output
22
XUGF
O
XUGF output (Not used.)
23
XPCK
O
XPLCK output (Not used.)
24
GFS
O
GFS output
25
RFCK
O
RFCK output
26
C2PO
O
C2PO output (Not used.)
27
XROF
O
XROF output
28
SCOR
O
“H” output at either detection, sub code sync S0 or S1.
29
MNT0
O
MNT0 output (Not used.)
30
MNT1
O
MNT1 output (Not used.)
31
MNT3
O
MNT3 output (Not used.)
32
VSS1
Digital GND
33
DOUT
O
Digital-Out output
34
ATSK
I
For anti-shock.
35
MIRR
O
Mirror signal output (Not used.)
36
DFCT
O
Diffect signal output (Not used.)
37
FOK
O
Focus OK signal output
38
VDD1
Digital power supply
39
VPCO1
O
Charge pump output for wideband EFM PLL.
40
VPCO2
O
VCO2 charge pump output for wideband EFM PLL.
41
VCK.I
I
VCO2 oscillator input for wideband EFM PLL.
42
V16M
O
VCO2 oscillator output for wideband EFM PLL.
43
VCTL
I
VCO2 control input for wideband EFM PLL.
44
PCO
O
Charge pump output for master PLL.
45
FILO
O
Filter output for master PLL (slave = digital PLL).
46
FILI
I
Filter input for master PLL.
47
AVSS4
Analog GND
48
CLTV
I
VCO control voltage input for master.
49
AVDD4
Analog power supply
50
RFAC
I
EFM signal input
51
BIAS
I
Asymmetry circuit constant current input
– 26 –
Pin No.
Pin Name
I/O
Pin Description
52
ASY.I
I
Asymmetry comparate voltage input
53
ASY.O
O
EFM full-swing output (“L” : VSS, “H” : VDD)
54
VC
I
Center voltage input
55
FE
I
Focus error signal input
56
SE
I
Sled error signal input
57
TE
I
Tracking error signal input
58
CE
I
Center error signal input
59
RFDC
I
RF signal input
60
RFC
I
Condenser connection pin for LPF time constant of RF signal.
61
ADIO
O
OP amplifier output (Not used.)
62
AVSS3
Analog GND
63
IGEN
I
Current source reference resistor connection for OP amplifier.
64
AVDD3
Analog power supply
65, 66
TES2, 3
I
TEST pin (Fixed at “L”.)
67
VSS2
Digital GND
68
TEST
I
TEST pin (Fixed at “L”.)
69
SFDR
O
Sled drive output
70
SRDR
O
Sled drive output
71
TFDR
O
Tracking drive output
72
TRDR
O
Tracking drive output
73
FFDR
O
Focus drive output
74
FRDR
O
Focus drive output
75
VDD2
Digital power supply
76
COUT
O
Track number count signal output (Not used.)
77
LOCK
O
Not used.
78
MDS
O
Servo control output of spindle motor. (Not used.)
79
MDP
O
Servo control output of spindle motor.
80
SSTP
I
Disc most inner track detection signal input
81
FSTO
O
2/3 frequency division output of pins 103 and 104.
82
FSTI
I
Reference clock input for digital servo.
83
XTSL
I
X’tal select input (“L” : 16.9344 MHz)
84
C4M
O
4.2336 MHz output
85
WDCK
O
D/A interface. Word clock f = 2Fs
86
VDD3
Digital power supply
87
LRCK
O
D/A interface. LR clock f = Fs
88
LRCKI
I
LR clock input to DAC. (48 bit slot) (Connect to GND.)
89
PCMD
O
D/A interface. Serial data (2’s COMP, MSB first)
90
PCMDI
I
Audio data input to DAC. (48 bit slot) (Connect to GND.)
91
BCK
O
D/A interface. Bit clock
92
BCKI
I
Bit clock input to DAC. (48 bit slot) (Connect to GND.)
93
EMPH
O
Not used.
94
EMPHI
I
De-emphasis ON/OFF of DAC. (“H” : ON, “L” : OFF) (Connect to GND.)
95
VSS3
Digital GND
96
AVSS1
L-ch, Analog GND.
97
AVDD1
L-ch, Analog power supply.
98
AOUT1
O
L-ch, Analog output. (Not used.)
99
AIN1
I
L-ch, OP amplifier input. (Connect to GND.)
100
LOUT1
O
L-ch, LINE output. (Not used.)
101
AVSS1
L-ch, Analog GND.
102
XVDD
Analog power supply for master clock.
103
XTAI
I
X’tal oscillator input of master clock (16.9344 MHz).
104
XTAO
O
X’tal oscillator output of master clock. (Not used.)
105
XVSS
Analog GND for master clock. (Connect to GND.)
– 27 –
Pin No.
Pin Name
I/O
Pin Description
106
AVSS2
R-ch, Analog GND.
107
ROUT2
O
R-ch, LINE output. (Not used.)
108
AIN2
I
R-ch, OP amplifier input. (Connect to GND.)
109
AOUT2
O
R-ch, Analog output. (Not used.)
110
AVDD2
R-ch, Analog power supply.
111
AVSS2
R-ch, Analog GND.
112
VSS0
Digital GND
– 28 –
• IC501 MB90574PFV-G-183-BND (SYSTEM CONTROL) (MAIN BOARD)
Pin No.
Pin Name
I/O
Pin Description
1
SEKOUT
O
SEEK OUT output
2
AF-SEEK
O
AF SEEK output
3
WIDE
O
WIDE/NARROW select output
4
ST-MONO
I/O
Use a thing both as ST-IND display input and force MONO output.
5
TUNMUTE
O
Tuner mute output
6
FM-ON
O
FM ON output
7
TU-ON
O
Tuner ON output
8
VCC
Power supply pin (+5 V)
9
CSV-RST
O
Audio composition IC reset output (Not used in this set.)
10
BUSON
O
Bus ON control output
11
SYSRST
O
System reset output
12
DOORSW
I
Door OPEN/CLOSE detection input
13
LCDSO
O
LCD serial data output
14
LCDCKO
O
LCD serial clock output
15
BEEP
O
BEEP output
16
LCDCE
O
LCD chip enable output
17
UNISI
I
Serial data input
18
UNISO
O
Serial data output
19
UNICKIO
I/O
Serial clock input/output
20
SD-IN
I
Signal detector input
21
CSV-SO
O
Audio composition serial data output (Not used in this set.)
22
CSV-CKO
O
Audio composition serial clock output (Not used in this set.)
23
CSV-CE
O
Audio composition chip enable output (Not used in this set.)
24
SIRCS
I
Remote commander input
25
PLLSI
I
PLL data input
26
PLLSO
O
PLL data output
27
PLLCKO
O
PLL clock output
28
PLLCE
O
PLL chip enable output
29
ILL-ON
O
Illumination power control output
30
DIMMER
O
Dimmer control output
31
TIRIND
O
TIR indicator control output
32
LCDINH
O
LCD blank display control output
33
VSS
GND
34
C
Power stabilization capacitor pin
35
AD-ON
O
Power control output of A/D conversion.
36, 37
RE-IN0, 1
I
Rotary encoder input 0, 1
38
DVCC
D/A converter VREF input
39
DVSS
GND of D/A converter.
40
NCO
O
Not used.
41
LCDANG
O
LCD view angle alignment output
42
AVCC
Analog power supply pin (+5 V)
43
AVRH
A/D converter VREF+ input
44
AVRL
A/D converter VREF- input
45
AVSS
Analog GND
46, 47
KEYIN0, 1
I
Key input 0, 1
48
RC-IN0
I
Rotary commander input 0
49
DSTSEL0
I
Destination select input 0 (Fixed at “L” in this set.)
50
DSTSEL1
I
Destination select input 1 (Fixed at “L” in this set.)
51
DSTSEL2
I
Destination select input 2 (Fixed at “L” in this set.)
52
MTP
I
Tuner multi-pass input
53
VSM
I
S-Meter voltage detection input
54
VCC
Power supply pin (+5 V)
Page of 70
Display

Click on the first or last page to see other CDX-C7850R service manuals if exist.