DOWNLOAD Sony CDX-C760 / CDX-C760RDS Service Manual ↓ Size: 1.82 MB | Pages: 59 in PDF or view online for FREE

– 25 –

SOURCE button : FM

FM RF signal

generator

0.01 µF

antenna
terminal

set

Carrier frequency : 98.00 MHz
Output level

: 35 dB (56.2 µV)

Mode

: mono

Modulation

: no modulation

Procedure :
1. Set to the test mode. (See page 24.)
2. Push the  SOURCE  button and set to FM.

Display

SOURCE button : FM

3. Push the preset  3  button.

Display

FM RF signal

generator

antenna
terminal

set

0.01 µF

10 k 

Ω

level meter

LINE OUT REAR

Carrier frequency : 97.9 MHz (C760)

: 98.00 MHz (C760RDS)

Output level

: 70 dB (3.2 mV)

Mode

: stereo

Modulation

: main : 1 kHz, 33.75 kHz deviation (45%) (C760)

1 kHz, 20 kHz deviation (26.5%) (C760RDS)

  sub

: 1 kHz, 33.75 kHz deviation (45%) (C760)

1 kHz, 20 kHz deviation (26.5%) (C760RDS)

  19 kHz pilot : 7.5 kHz deviation (10%)

L-CH

L-CH

A

B

R-CH

L-CH

Adjust RV4 on TU1 for
minimum reading.

R-CH

R-CH

C

D

L-CH

R-CH

Adjust RV4 on TU1 for
minimum reading.

L-CH stereo separation : A – B
R-CH stereo separation : C – D
The separations of both channels should be equal.

Specification : Separation more than 28 dB

Adjustment Location : See page 26.

4. Push the preset  10  button.
5. Adjust RV651 so that the display indication is “16.0”.

Display

Specification : Display indication : 15.8 to 16.2.

Adjustment Location : See page 26.

SHUF1

SHUF1

SHUF1

REG

REG

REG

– 26 –

SOURCE 

n MODE button : AM (C760)

: MW (C760RDS)

AM RF signal

generator

AM dummy
antenna (50 

Ω

)

antenna
terminal

set

15 pF

30 

Ω

65 pF

Procedure :
1. Set to the test mode. (See page 24.)
2. Push the  SOURCE  button.
3. Push the   MODE   button and set to AM (C760) or MW (C760RDS).

Display

Adjustment Location : tuner unit (TU1)

Carrier frequency : 1000 kHz (C760)

999 kHz (C760RDS)

30% amplitude
modulation by
1 kHz signal
output level

: 33 dB (44.7 µV)

4. Push the preset  3  button.

Display

5. Adjust with the volume RV1 on TU1 so that the “AM” (C760) or

“MW” (C760RDS) indication turns to “AM0” (C760) or “MW0”
(C760RDS) indication on the display window.
But, in case of already indicated “AM0” (C760) or “MW0”
(C760RDS), turn the RV1 so that put out light “0” indication and
adjustment.

Display

*3 : CDX-C760RDS has the “MW” displayed.
*4 : “REG” is displayed only for CDX-C760RDS.
*5 : CDX-C760RDS has the “999” displayed.

Adjustment Location : tuner unit (TU1)

REG

REG

REG

SHUF1

SHUF1

SHUF1

*

4

*

3

*

5

*

4

*

3

*

5

*

4

*

3

*

5

TP

TP

TP

RV1

AM (MW) AUTO SCAN/

STOP LEVEL ADJ

RV2

FM AUTO SCAN/

STOP LEVEL ADJ

RV4

FM STEREO

SEPARATION ADJ

TU1

RV651

FM RDS

S-METER

ADJ

(CDX-C760RDS

ONLY)

–set upper view–

– 27 –

Pin No.

Pin Name

I/O

Pin Description

1

SYSM

I

System mute input. (Not used.)

2

RMUT1

O

R-ch, “0” detection output. (“H” : ON, “L” : OFF) (Not used.)

3

LMUT2

O

L-ch, “0” detection output. (“H” : ON, “L” : OFF) (Not used.)

4

CKOUT

O

Master clock frequency division output. (Not used.)

5

VDD0

—

Digital power supply

6

SBSO

O

Serial output of sub-P to W.

7

EXCK

I

Clock input for SBSO read output.

8

SQCK

I

Clock input for SQSO read output.

9

SQSO

O

SubQ 80 bit, PCM peak and level data 16 bit output.

10

SENS

O

SENS output. Output to CPU.

11

SCLK

I

Clock input for SENS real data read.

12

DATA

I

Serial data input from CPU.

13

XLAT

I

Latch input from CPU. Latch serial data at the falling edge.

14

CLOK

I

Serial data transfer clock input from CPU.

15

XRST

I

System reset. (“L” : Reset)

16

ACDT

O

Not used.

17

PWM1

I

External control input of spindle motor.

18

XLON

O

Microcomputer extension interface (Output) (Not used.)

19

SPOA

I

Microcomputer extension interface (Input A) (Not used.)

20

WFCK

O

WFCK (Write Flame Clock) output

21

GTOP

O

GTOP output

22

XUGF

O

XUGF output (Not used.)

23

XPCK

O

XPLCK output (Not used.)

24

GFS

O

GFS output

25

RFCK

O

RFCK output

26

C2PO

O

C2PO output (Not used.)

27

XROF

O

XROF output

28

SCOR

O

H” output at either detection, sub code sync S0 or S1.

29

MNT0

O

MNT0 output (Not used.)

30

MNT1

O

MNT1 output (Not used.)

31

MNT3

O

MNT3 output (Not used.)

32

VSS1

—

Digital GND

33

DOUT

O

Digital-Out output

34

ATSK

I

For anti-shock.

35

MIRR

O

Mirror signal output (Not used.)

36

DFCT

O

Diffect signal output (Not used.)

37

FOK

O

Focus OK signal output

38

VDD1

—

Digital power supply

39

VPCO1

O

Charge pump output for wideband EFM PLL.

40

VPCO2

O

VCO2 charge pump output for wideband EFM PLL.

41

VCK.I

I

VCO2 oscillator input for wideband EFM PLL.

42

V16M

O

VCO2 oscillator output for wideband EFM PLL.

43

VCTL

I

VCO2 control input for wideband EFM PLL.

44

PCO

O

Charge pump output for master PLL.

45

FILO

O

Filter output for master PLL (slave = digital PLL).

46

FILI

I

Filter input for master PLL.

– 28 –

Pin No.

Pin Name

I/O

Pin Description

47

AVSS4

—

Analog GND

48

CLTV

I

VCO control voltage input for master.

49

AVDD4

—

Analog power supply

50

RFAC

I

EFM signal input

51

BIAS

I

Asymmetry circuit constant current input

52

ASY.I

I

Asymmetry comparate voltage input

53

ASY.O

O

EFM full-swing output (“L” : VSS, “H” : VDD)

54

VC

I

Center voltage input

55

FE

I

Focus error signal input

56

SE

I

Sled error signal input

57

TE

I

Tracking error signal input

58

CE

I

Center error signal input

59

RFDC

I

RF signal input

60

RFC

I

Condenser connection pin for LPF time constant of RF signal.

61

ADIO

O

OP amplifier output (Not used.)

62

AVSS3

—

Analog GND

63

IGEN

I

Current source reference resistor connection for OP amplifier.

64

AVDD3

—

Analog power supply

65, 66

TES2, 3

I

TEST pin (Fixed at “L”.)

67

VSS2

—

Digital GND

68

TEST

I

TEST pin (Fixed at “L”.)

69

SFDR

O

Sled drive output

70

SRDR

O

Sled drive output

71

TFDR

O

Tracking drive output

72

TRDR

O

Tracking drive output

73

FFDR

O

Focus drive output

74

FRDR

O

Focus drive output

75

VDD2

—

Digital power supply

76

COUT

O

Track number count signal output (Not used.)

77

LOCK

O

Not used.

78

MDS

O

Servo control output of spindle motor. (Not used.)

79

MDP

O

Servo control output of spindle motor.

80

SSTP

I

Disc most inner track detection signal input

81

FSTO

O

2/3 frequency division output of pins 103 and 104.

82

FSTI

I

Reference clock input for digital servo.

83

XTSL

I

X’tal select input (“L” : 16.9344 MHz)

84

C4M

O

4.2336 MHz output

85

WDCK

O

D/A interface. Word clock f = 2Fs

86

VDD3

—

Digital power supply

87

LRCK

O

D/A interface. LR clock f = Fs

88

LRCKI

I

LR clock input to DAC. (48 bit slot) (Not used.)

89

PCMD

O

D/A interface. Serial data (2’s COMP, MSB first)

90

PCMDI

I

Audio data input to DAC. (48 bit slot) (Not used.)

91

BCK

O

D/A interface. Bit clock

92

BCKI

I

Bit clock input to DAC. (48 bit slot) (Not used.)

93

EMPH

O

Not used.

94

EMPHI

I

De-emphasis ON/OFF of DAC. (“H” : ON, “L” : OFF) (Not used.)