DOWNLOAD Sony STR-DE1075 Service Manual ↓ Size: 8.13 MB | Pages: 81 in PDF or view online for FREE

Model
STR-DE1075
Pages
81
Size
8.13 MB
Type
PDF
Document
Service Manual
Brand
Device
Audio
File
str-de1075.pdf
Date

Sony STR-DE1075 Service Manual ▷ View online

49
STR-DE1075
6-31.
IC  PIN  FUNCTION  DESCRIPTION
 DIGITAL BOARD  IC1201  PCM1604Y/2K (D/A CONVERTER)
Pin No.
Pin Name
I/O
Description
1 to 6
ZER01 to ZER06
I
Not used (open)
7
AGND
Ground terminal (for analog)
8
VCC
Power supply terminal (+5V)
9
VOUT6
O
Analog negative signal output to the line amp (IC1261)
10
VOUT5
O
Analog negative signal output to the line amp (IC1261)
11
VOUT4
O
Analog negative signal output to the line amp (IC1241)
12
VOUT3
O
Analog negative signal output to the line amp (IC1241)
13
VOUT2
O
Analog negative signal output to the line amp (IC1221)
14
VOUT1
O
Analog negative signal output to the line amp (IC1221)
15
VCOM2
O
Common voltage output terminal
16
VCOM1
O
Lerge external capacitor is used to reduce power supply noise
17
AGND6
Ground terminal (for analog)
18
VCC6
Power supply terminal (+5V)
19
AGND5
Ground terminal (for analog)
20
VCC5
Power supply terminal (+5V)
21
AGND4
Ground terminal (for analog)
22
VCC4
Power supply terminal (+5V)
23
AGND3
Ground terminal (for analog)
24
VCC3
Power supply terminal (+5V)
25
AGND2
Ground terminal (for analog)
26
VCC2
Power supply terminal (+5V)
27
AGND1
Ground terminal (for analog)
28
VCC1
Power supply terminal (+5V)
29
AGND0
Ground terminal (for analog)
30
VCC0
Power supply terminal (+5V)
31, 32
NC
Not used (open)
33
MDO
O
Serial data output to the system control (IC1703)
34
MDI
I
Serial dara input from the system controller (IC1703)
35
MC
I
Clock signal input from the system controller (IC1703)
36
ML
I
Latch signal input from the system controllrt (IC1703)
37
RST
I
Reset signal input from the system controller (IC1703)
38
SCKI
I
Serial clock signal input from the audio DSP2 (IC1601)
39
SCKO
O
Serial clock signal output terminal    Not used (open)     
40
BCK
I
Bit clock signal input from the audio DSP2 (IC1601)
41
LRCK
I
L/R sampling clock signal input from the audio DSP2 (IC1601)
42
TEST
I
Test data input terminal (fixed at “L” )
43
VDD
Power supply terminal (+5V)
44
DGND
Ground terminal (for digital)
45
DATA1
I
Audio serial data1 input from the audio DSP2 (IC1601)
46
DATA2
I
Audio serial data2 input from the audio DSP2 (IC1601)
47
DATA3
I
Audio serial data3 input from the audio DSP2 (IC1601)
48
ZER0A
I
Zero input detect terminal    Not used (open)         
50
STR-DE1075
 DIGITAL BOARD  IC1408  LC89056W-E (DIGITAL AUDIO INTERFACE RECEIVER)
Pin No.
Pin Name
I/O
Description
1
DISEL
I
Input data select terminal (fixed at “L”)
2
DOUT
O
EIAJ data and parity output terminal    Not used (open)
3
DIN0
I
Amp integrate data input from the select switch (IC1406)
4
DIN1
O
Amp integrate data input terminal    Not used (fixed at “L”)
5
DIN2
I
Amp integrate data input terminal    Not used (fixed at “L”)
6
DGND
Ground terminal (for digital)
7
DVDD
Power supply terminal (+5V) (for digital)
8
R
I
Input terminal for VCO generator band adjustment
9
VIN
I
Input terminal for VCO self running frequency set
10
LPF
O
External LPF for PLL is connected to this terminal
11
AVDD
Power supply terminal (+5V) (for analog)
12
AGND
Ground terminal (for analog)
13
CKOUT
O
Clock signal output to the audio DSP1, 2 (IC1501, 1601)
14
BCK
O
Bit clock signal output to the A/D converter (IC1101) and audio DSP1 (IC1501)
15
LRCK
O
L/R sampling clock signal output to the A/D converter (IC1101) and audio DSP1, 2
 (IC1501, 1601)
16
DATAO
O
Audio data output to the system controller (IC1703) and audio DSP1 (IC1501)
17
XSTATE
O
Clock status flag output to the system controller (IC1703)
18
DGND
Ground terminal (for digital)
19
DVDD
Power supply terminal (+5V) (for digital)
20
XMCK
O
Clock signal outout to the A/D converetr (IC1101) (24.576MHz)
21
XOUT
O
Clock output terminal    Not used (open)
22
XIN
I
Clock input from the clock oscillator (IC1410) (24.576MHz)
23
EMPHA
O
Emphasis monitor output terminal    “H”: on    Not used (open)
24
AUDIO
O
Audio transfer signal output to the audio DSP1 (IC1501)
25
CSFLAG
O
Not used (open)
26 to 29
F0/P0/C0 to F3/P3/C3
O
Terminal for check    Not used (open)
30
DVDD
Power supply terminal (+5V) (for digital)
31
DGND
Ground terminal (for digital)
32
AUTO
O
Not used (open)
33
BPSYNC
O
Not used (open)
34
ERROR
O
Error mute output to the system controller (IC1703) and audio DSP1 (IC1501)
35
DO
O
Data output to the system controller (IC1703)
36
DI
I
Data input from the system controller (IC1703)
37
CE
I
Chip enable signal input from the system controller (IC1703)
38
CLK
I
Clock signal input from the system controller (IC1703)
39
XSEL
I
Clock select terminal (fixed at “H”)
40, 41
MODE0, MODE1
I
Mode setting input terminal (fixed at “L”)
42
DGND
Ground terminal (for digital)
43
DVDD
Power supply terminal (+5V) (for digital)
44, 45
DOSEL0, DOSEL1
I
Data format select signal input terminal (fixed at “L”)
46
CKSEL0
I
System clock select signal input terminal (fixed at “L”)
47
CKSEL1
I
System clock select signal input from the system controller (IC1703)
48
XMODE
I
Reset signal input from the system controller (IC1703)
51
STR-DE1075
 DIGITAL BOARD  IC1501  CDX9617R (AUDIO DSP1)
Pin No.
Pin Name
I/O
Description
1
VSS
Ground terminal
2
XRST
I
Reset signal input from the system controller (IC1703)
3
EXTIN
I
Master clock input terminal    Not used (fixed at “L”)   
4
FS2
I
Sampling frequency select signal input terminal    Not used (fixed at “L”)   
5
VDDI
Power supply terminal (+2.5V)
6
FS1
I
Sampling  frequency select signal input terminal    Not used (fixed at “L”)   
7
PLOCK
O
Internal PLL lock signal output terminal    Not used (open)    
8
VSS
Ground terminal
9
MCLK1
I
Systen clock input terminal (13.5MHz)
10
VDDI
Power supply terminal (+2.5V)
11
VSS
Ground terminal
12
MCLK2
O
Systen clock output terminal (13.5MHz)
13
MS
I
Master/slave active select terminal    “L”: internal clock, “H”: external clock
14
SCKOUT
O
Internal system clock output terminal    Not used (open)    
15
LRCKI1
I
L/R sampling clock signal input from the audio interface receiver (IC1408)
16
VDDE
Power supply terminal (+3.3V)
17
BCKI1
I
Bit clock signal input from the audio interface receiver (IC1408)
18
SDI1
I
Audio data input from the A/D converter (IC1503)
19
LRCKO
O
L/R sampling clock signal output to the audio DSP2 (IC1601)
20
BCKO
O
Bit clock signal output to the audio DSP2 (IC1601)
21
VSS
Ground terminal
22
KFSIO
I/O
Audio clock signal (384fs/256fs) in/out terminal
23 to 26
SDO1 to SDO4
O
Audio serial data output to the audio DSP2 (IC1601)
27
SPDIF
O
S/PDIF output terminal    Not used (open)  
28
LRCKI2
I
L/R sampling clock signal input from the audio interface receiver (IC1408)
29
BCKI2
I
Bit clock signal input from the audio interface receiver (IC1408)
30
SDI2
I
Audio serial data input from the audio interface receiver (IC1408)
31
VSS
Ground terminal
32
HACN
O
Host acknowledge signal output to the system controller (IC1703)
33
HDIN
I
Host serial data input from the system contrller (IC1703)
34
HCLK
I
Host clock signal input from the system contrller (IC1703)
35
HDOUT
O
Host serial data output to the system contrller (IC1703)
36
HCS
I
Host chip select input from the system contrller (IC1703)
37
SDCLK
O
SD-RAM clock output terminal    Not used (open)    
38
CLKEN
O
SD-RAM clock enable output terminal    Not used (open)    
39
RAS
O
Row address strobe signal output terminal    Not used (open)
40
VDDI
Power supply terminal (+2.5V)
41
VSS
Ground terminal
42
CAS
O
Column address strobe signal output terminal    Not used (open)
43
DQM/OE0
O
Mask data output terminal
44
CS0
O
Chip select isignal output to the S-RAM (IC1502)
45
WE0
O
Write enable signal output to the S-RAM (IC1502)
46
VDDE
Power supply terminal (+3.3V)
47
WMD1
I
External memory wait mode setting terminal (fixed at “H”)
48
VSS
Ground terminal
52
STR-DE1075
Pin No.
Pin Name
I/O
Description
49
WMD0
I
External memory wait mode setting terminal (fixed at “H”)
50
PAGE2
O
External memory page select signal output terminal    Not used (open)
51
VSS
Ground terminal
52, 53
PAGE1, PAGE0
O
External memory page select signal output terminal    Not used (open)
54
BOOT
I
Boot mode control signal input terminal    Not used (fixed at “L”)
55
BTACT
O
Boot mode display signal output terminal    Not used (open)
56
BST
I
Boot strap signal input from the system contorller (IC1703)
57
MOD1
I
Mode select signal input terminal    “L”: 384fs, “H”: 256fs
58
MOD0
I
Mode select signal input terminal    “L”: single chip mode, “H”: can not use
59
EXLOCK
I
Error lock signal input from the digital audio interface receiver (IC1408)
60
VDDI
Power supply terminal (+2.5V)
61
VSS
Ground terminal
62, 63
A17, A16
O
Address signal output terminal    Not used (open)
64 to 66
A15 to A13
O
Address signal output to the S-RAM (IC1502)
67
GP10
I
Serial clock input from the audio DSP2 (IC1601)
68
GP9
O
Signal output to the system controller (IC1703)
69
GP8
I
Audio transfer signal output to the digital audio inteface receiver (IC1408)
70
VDDI
Power supply terminal (+2.5V)
71
VSS
Ground terminal
72 to 75 D15/GP7 to D12/GP4
I/O
Two-way data bus with the S-RAM (IC1502)
76
VDDE
Power supply terminal (+3.3V)
77 to 80
D11/GP3 to D8/GP0
I/O
Two-way data bus with the S-RAM (IC1502)
81
VSS
Ground terminal
82 to 85
A9, A12 to A10
O
Address signal output to the S-RAM (IC1502)
86
TDO
O
Emulation data output terminal    Not used (open)
87
TMS
I
Emulation data input start/end select terminal    Not used (open)
88
XTRST
I
Emulation break signal input terminal    Not used (open)
89
TCK
I
Emulation clock signal input terminal    Not used (open)
90
TDI
I
Emulation data input terminal    Not used (open)
91
VSS
Ground terminal
92 to 97
A8 to A3
O
Address signal output to the S-RAM (IC1502)
98, 99
D7, D6
I/O
Two-way data bus with the S-RAM (IC1502)
100
VDDI
Power supply terminal (+2.5V)
101
VSS
Ground terminal
102 to 105
D5 to D2
I/O
Two-way data bus with the S-RAM (IC1502)
106
VDDE
Power supply terminal (+3.3V)
107, 108
D1, D0
I/O
Two-way data bus with the S-RAM (IC1502)
109, 110
A2, A1
O
Address signal output to the S-RAM (IC1502)
111
VSS
Ground terminal
112
A0
O
Address signal output to the S-RAM (IC1502)
113
PM
I
PLL initialize signal input from the system controller (IC1703)
114
SDI3, SDI4
I
Audio serial data input data terminal    Not used (open)
116
SYNC
I
Sync/unsync select signal input terminal    “L”: sync (fixed at “H”)
117 to 119
VSS
Ground terminal
120
VDDI
Power supply terminal (+2.5V)
Page of 81
Display

Click on the first or last page to see other STR-DE1075 service manuals if exist.