Sony MDS-JE520 Service Manual ▷ View online
– 45 –
– 46 –
MDS-JE520
6-2. BLOCK DIAGRAMS
– BD SECTION –
HR901
OVER WRITE
HEAD
HEAD
DRIVE
Q181,182
3
6
1
2
FILTER
PCO
FILI
FILO
CLTV
PLL
EFM,
ACIRC,
ENCODER/
DECODER
RF AGC & EQ
AGCI
RFO
MORFI
MORFO
RF AMP
1
2
BPF
P-P
AT
AMP
BPF
ADAGC
VC
ANALOG
MUX
27
16
17
18
SERIAL
PARALLEL
DECODER
VICONV
20
25
22 23
4
5
6
7
8
9
IV AMP
IV AMP
E-F
BALANCE
14
15
3
VCC
VC
D101
12
11
10
LASER ON
SW
Q101
PD
APC
Q162,163
HF
MODULE
HF MODULE
SW
IC103,Q102-104
TRACKING
COIL
FOCUS
COIL
10
12
DRIVER
21
DRIVER
23
27
DRIVER
25
6
8
DRIVER
16
TFDR
PSB
XRST
SLED/SPINDLE MOTOR DRIVE
FOCUS/TRACKING COIL DRIVE
FOCUS/TRACKING COIL DRIVE
IC152
09
M
M
M102
SLED MOTOR
M101
SPINDLE MOTOR
DETECTOR
F
I
J
C
D
B
A
E
VC
LD
PD
ILCC
15
14
ATRAC
ENCODER/
DECODER
SAMPLING
RATE
CONVERTER
DTRF
CKRF
XLRF
FOCNT
79
82
81
80
93
94
95
10
SPRD
SPFD
FG IN
XRST
SPINDLE
SERVO
ADIP
DEMODULATOR/
DECODER
78
ADFG
A/D
CONVERTER
APC
SERVO
DSP
PWM
GENERATOR
DIGITAL
AUDIO
I/F
21
26
25
20
SUBCODE
PROCESSOR
11
12
MONITOR
CONTROL
CONTROL
4
3
2
1
3
CPU
I/F
AUTO
SEQUENCER
16
27
28
7
5
6
8
9
7
3
512FS
M
M103
LOADING MOTOR
BCK
LRCK
BUFFER
IC123
DRAM
IC124
SQSY
DQSY
MNT3
MNT2
MNT1
MNT1
MNT0
SENS
SRDT
SCLK
SWDT
XLAT
DIN1
19
DIN0
ADDT
DADT
DOUT
91
92
85
86
89
88
83
13
RECP
APCREF
FFDR
FRDR
TFDR
TRDR
SFDR
SRDR
FOCNT
XLAT
SCLK
SWDT
CSLED
SE
TE
26
28
32
30
ADFG
ADIN
ADFM
29
31
34
66
68
75
74
FE
VC
TE
SE
33
67
36
37
35
64
63
65
AUX
BOTM
PEAK
ABCD
FE
AUX1
BOTM
PEAK
ABCD
38
RF
57
RFI
59
60
61
61
62
ABCD
AMP
FOCUS
ERROR
AMP
I
J
A
B
C
D
D
E
F
F
VC
CVB
TEMP
AMP
TEMPR
TEMPI
APC
APCREF
EQADJ
3TADJ
WBLADJ
TRACKING
ERROR
AMP
OPTICAL PICK-UP BLOCK
(KMS-260A/J1N)
48 47 46 40
RF AMP
IC101
EFMO
TX
XINIT
CLOCK
GENERATOR
14
15
18
19
29
30
3
4
SPFD
SPRD
SPRD
SFDR
SRDR
TRDR
FRDR
FFDR
OVER WRITE HEAD DRIVE
IC181
OSCI
XBCK
LRCK
VC
VC
PEAK
&
BOTTOM
TRK–
TRK+
FSC+
FSC–
SLED+
SLED–
SPDL+
SPDL–
DIGITAL SERVO SIGNAL PROCESSOR, DIGITAL SIGNAL PROCESSOR
EFM/ACIRC ENCODER/DECODER, SHOCK-PROOF MEMORY CONTROLLER,
ATRAC ENCODER/DECODER
IC121
SCTX
XINT
XINT
DIN1
DIN0
ADDT
DADT
DOUT
SQSY
DQSY
MNT3
MNT2
MNT1
MNT0
MNT1
MNT0
SENS
SRDT
SRDT
SCLK
SWDT
SWDT
XLAT
LDON
WRPWR
MOD
6
5
SDA
SDA
SCL
SCL
LIMIT
REFLECT
REFLECT
PROTECT
CHUCK IN
PACK OUT
CHUCK IN
PACK OUT
PB P
REC P
EEP ROM
IC171
LOAD-IN
LOAD-OUT
XRST
MAIN
SECTION
DETECT SW
S101, S102,
S601-604
100
• Signal path
: PB
: REC
: PB (Digital out)
: REC (Digital in)
: PB
: REC
: PB (Digital out)
: REC (Digital in)
49 • 48 • 50 • 51
34 31 • 36 40 • 45
D0
D3
A00
A09
47
46
3
4
17
16
1
2
18
19
6
9
11
15
5
XWE
XRAS
XCAS
XCAS
XOE
DQ1
DQ4
•
•
•
•
A0
A9
44
43
20
XWE
XRAS
XCAS
XOE
•
SHOCK
RESISTANT
MEMORY
CONTROLLER
8
•
11
10
•
13
9
•
12
4
5
– 47 –
– 48 –
MDS-JE520
– MAIN SECTION –
18
5
SQSY
DQSY
SQSY
DQSY
20
5
6
10
2
4
LOADING MOTOR
DRIVE
IC471
DRIVE
DRIVE
LOADING
SW
Q471,472
DIG-RST
73
SDA
65
SCL
XRST
09
SDA
SCL
79
SYSTEM CONTROL
IC316
SWDT
27
18
DATA
RES
16 DPD
I/O
25 28 26
10 11
CPU INTERFACE
19 20 21
22
D/A
CONVERTER
R-ch
17
16
L1
L2
R1
R2
41
39
30
32
15
A/D
CONVERTER
55
56
1
2
I/O
A/D, D/A CONVERTER
IC321
12
15
4
97
49
95
94
93
93
MATRIX
SW
89
91
6
19
12
DISPLAY DRIVER
IC771
FL781
FLUORESCENT
INDICATOR
TUBE
AC
LPF
14
1
MUTE
FRONT-END
IC301
MUTE
SW
Q306
R-ch
MUTE
Q186
3
1
HEADPHONE
AMP
IC391
RV791
PHONE LEVEL
R-ch
R-ch
L
R
IN
OUT
LINE
(ANALOG)
J101
R
L
34
33
6
BACK UP
4
+5V REG
+3.3V REG
+5V REG
5
1
1
3
+3V REG
IC191
+3V
(BD)
PH +5V
SYS +3.3V
ANA +5V
BACK +3.3V
3
SWITCHING REG
IC431
2
12
S. RST
1
3
+6V REG
IC461
+6V
+B
RECT
D414,
413
RECT
D411,
412
RECT
D431,
432
RECT
D415,
416
–B
3
1
–6V REG
IC463
–6V
1
3
–32V REG
IC310
–32V
AC
AC
FL781
AC
IN
TR901
POWER
TRANSFORMAER
R-ch
PHONES
J791
30
29
32
31
R-ch
INLM
INLP
INRP
INRM
ADDT
X301
22MHz
35
36
XIN
XOUT
256CK
SCLK
XLAT
XLAT
48
DA. RST
MUTE
KEY0
KEY1
KEY2
KEY3
21
22
JOG1
JOG0
STEREO
MONO
SO RCE
100
MONO/ST
TIMER
REC
OFF
PLAY
ANALOG
OPT 2
OPT 1
TIMER
S751
INPUT
S741
REC
MODE
S746
LED SW
Q756
GRID
DRIVE
Q781,782
POWER
D756
1
RM
72 P1
SIRCS
RECEIVER
IC761
RMC
37
35
34
69
70
68
67
39
60
FLCLK
FLDATA
FLCS
P. DOWN
CP
DA
CS
RESET
COM07
COM22
50
S. RST
STB
56
LD-LOW
55 LDOUT
76
MOD
LDIN
54
70
67
LDON
WR PWR
71
32
33
31
31
75
SENS
77 LIMIT-IN
69 REFLECT
68 PROTECT
51 CHACK IN
53 PACK-OUT
60 PB-P
59 REC-P
LIMIT
REFLECT
PROTECT
CHUCK IN
PACK-OUT
PB-P
REC-P
LDON
WRPWR
MOD
LOAD-IN
LOAD-OUT
SRDT
SCLK
SWDT
XLATCH
SENS
SRDT
SCLK
SWDT
XLAT
BD
SECTION
SCLK
SWDT
XLAT
66
74
74
72
78
SLOCK
XBUSY
SHOCK
FOK
MNT3
MNT2
MNT1
BCK
LRCK
512FS
BCK
LRCK
512FS
MNT0
ADDT
DADT
DIN0
DIN1
DOUT
SCTX
XINT
80
XINT
SCTX
MCK1
BCK
LRCK
512FS
VOLTAGE
SELECTOR
S301
E, SP model
: PB
: REC
: PB (Digital out)
: REC
: PB (Digital out)
: REC (Digital in)
• Signal path.
• Abbreviation
CND : Canadian model.
SP
CND : Canadian model.
SP
: Singapore model.
• R-ch is omitted.
XOUT
15
X513
7MHz
XIN
13
8
11
IC601
1
IC661
3
IC611
3
IC621
OPTICAL
IN 2
COAXIAL
IN
OPTICAL OUT
DIGITAL
OPTICAL IN 1
US, CND
EXCEPT US, CND
6
3
IC601
US, CND
ANALOG
COAX
OPT
EXCEPT
US, CND
US, CND
61 • 62
COM23
COM24
SEG01
SEG35
•
AD1
AD3
3
37
•
79
•
80
•
1
12
1
D439
BT451
IC601
– 49 –
THIS NOTE IS COMMON FOR PRINTED WIRING
BOARDS AND SCHEMATIC DIAGRAMS.
(In addition to this, the necessary note is printed
in each block.)
BOARDS AND SCHEMATIC DIAGRAMS.
(In addition to this, the necessary note is printed
in each block.)
For schematic diagrams.
Note:
• All capacitors are in µF unless otherwise noted. pF: µµF
• All capacitors are in µF unless otherwise noted. pF: µµF
50 WV or less are not indicated except for electrolytics
and tantalums.
and tantalums.
• All resistors are in
Ω
and
1
/
4
W or less unless otherwise
specified.
•
¢
: internal component.
•
C
: panel designation.
For printed wiring boards.
Note:
• X
: parts extracted from the component side.
• Y
: parts extracted from the conductor side.
•
p
: parts mounted on the conductor side.
•
®
: Through hole.
• b
: Pattern from the side which enables seeing.
(The other layers' patterns are not indicated.)
•
U
: B+ Line.
•
V
: B– Line.
•
H
: adjustment for repair.
• Voltages and waveforms are dc with respect to ground in
playback mode.
no mark : STOP
(
no mark : STOP
(
) : Play the test disc (TDYS-1)
<
> : REC
∗
: can not be measured.
• Voltages are taken with a VOM (Input impedance 10 M
Ω
).
Voltage variations may be noted due to normal produc-
tion tolerances.
tion tolerances.
• Waveforms are taken with a oscilloscope.
Voltage variations may be noted due to normal produc-
tion tolerances.
tion tolerances.
• Circled numbers refer to waveforms.
• Signal path.
• Signal path.
E
: PB
j
: REC
p
: PB (Digital out)
l
: PB (Digital in)
• Abbreviation
CND : Canadian model.
SP
SP
: Singapore model.
Note:
The components identi-
fied by mark
The components identi-
fied by mark
!
or dotted
line with mark
!
are criti-
cal for safety.
Replace only with part
number specified.
Replace only with part
number specified.
Note:
Les composants identifiés par
une marque
Les composants identifiés par
une marque
!
sont critiques
pour la sécurité.
Ne les remplacer que par une
piéce por tant le numéro
spécifié.
Ne les remplacer que par une
piéce por tant le numéro
spécifié.
Caution:
Pattern face side: Parts on the pattern face side seen from the
(Side B)
Pattern face side: Parts on the pattern face side seen from the
(Side B)
pattern face are indicated.
Parts face side:
Parts on the parts face side seen from the
(Side A)
parts face are indicated.
– 50 –
MDS-JE520
WAVEFORMS
• BD BOARD (1/2)
IC121
!§
(OSCI)
IC101
8
,
9
(E, F) (PLAY mode)
IC121
@•
(XBCK)
1
2
3
4
5
6
IC121
@ª
(FS256)
7
IC121
(º
(FS4)
8
IC101
1
,
2
(I, J) (PLAY mode)
IC121
@¶
(LRCK)
IC101
4
(A) (PLAY mode)
• MAIN BOARD
IC321
!¡
(BCK1),
@§
(BCK)
IC321
0
(LRCK1),
@•
(LRCK)
1
2
3
IC501
!£
(XOUT)
IC321
!∞
(MCK1),
@™
(256CK)
4
IC321
@∞
(512FS)
5
IC321
#∞
(XOUT)
6
• DISPLAY BOARD
1
IC771
^§
(OSCO)
• BD BOARD (2/2)
0.46Vp-p
3.1Vp-p
22.581MHz
3.2Vp-p
44.1kHz
3.8Vp-p
2.822MHz
3.8Vp-p
11.29MHz
3.2Vp-p
176.4kHz
3.2Vp-p
7MHz
3.3Vp-p
44.1kHz
5.2Vp-p
2.822MHz
5.6Vp-p
11.29MHz
3.4Vp-p
22.581MHz
5Vp-p
22.58MHz
3.9Vp-p
2.4MHz
0.1Vp-p
0.06Vp-p
Click on the first or last page to see other MDS-JE520 service manuals if exist.