DOWNLOAD Sony HCD-V4800 / LBT-V4800 / LBT-V4800R Service Manual ↓ Size: 1.32 MB | Pages: 67 in PDF or view online for FREE

Model
HCD-V4800 LBT-V4800 LBT-V4800R
Pages
67
Size
1.32 MB
Type
PDF
Document
Service Manual
Brand
Device
Audio
File
hcd-v4800-lbt-v4800-lbt-v4800r.pdf
Date

Sony HCD-V4800 / LBT-V4800 / LBT-V4800R Service Manual ▷ View online

– 79 –
– 80 –
• IC Block Diagrams
– BD Section –
IC101
CXD2545Q
26
27
28
29
30
31
32
33
34
35 36
37
38
39 40 41 42
43
44 45
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
92 91
90
89
88
87
86
85 84 83
93
94
95
96
97
98
99
100
SLED PWM
GENERATOR
TRACKING PWM
GENERATOR
FOCUS PWM
GENERATOR
PWM GENERATOR
SERVO DSP
FOCUS
SERVO
TRACKING
SERVO
SLED
SERVO
CLV
PROCESSOR
CPU
INTERFACE
NOISE
SHAPER
18-TIMES
OVER SAMPLING
FILTER
CPU
INTERFACE
CPU
INTERFACE
ADDRESS
GENERATOR
CPU
INTERFACE
PRIORITY
ENCODER
CPU
INTERFACE
ERROR
CORRECTOR
CPU
INTERFACE
TIMING
GENERATOR 2
MIRR
DFCT
FOK DETECTOR
32K RAM
RESISTER
D/A
DIGITAL
PROCESSOR
TIMING
GENERATOR 1
SYNC
PROTECTOR
DIGITAL
OUT
SUBCODE
P-W
PROCESSOR
SUBCODE
Q
PROCESSOR
DIGITAL
PLL
VARI-PITCH
DOUBLE SPEED
CPU
INTERFACE
EFM
DEMODULATOR
SERIAL
PARALLEL
PROCESSOR
CPU
INTERFACE
ASYMMETRY
CORRECTION
1
2
3
4
5
6
7
8
9
10
11
20
19
18
17
16
15
14
13
12
21
22
23
24
25
46 — 50
61
|
51
PEAK
DETECTOR
CLOCK
GENERATOR
MUX
A/D
CONVERTER
SWITCH
&
BUFFER
SERVO
AUTO
SEQUENCER
SERVO
MICRO PROGRAM
INTERFACE
RFC
ADIO
AVSS
IGEN
AVDD
VCKI
VPCO
PDO
TES3
TES2
DVSS
TEST
VCO1
VCO0
SRON
SRDR
SFON
TFDR
TRON
TRDR
TFON
FFDR
FRON
FRDR
FFON
RFDC
TE
SE
FE
VC
FILO
FILI
PCO
CLTV
AVSS
RFAC
BIAS
ASYI
ASYO
AVDD
ADD
ASYE
PSSL
WDCK
LRCK
XTAI
XTAO
XTSL
DVSS
FSTI
FSTO
D OUT
MD2
C16M
C4M
SCOR
WFCK
EMPH
SBSO
EXCK
SQSO
SQCK
MUT
SENS
XRST
DIRC
SCLK
DFSW
ATSK
DATA
XLAT
CLOK
COUT
ADD
MIRR
DFCT
FOK
FSW
MON
MDP
MDS
LOCK
SSTP
SFDR
4
3
DA01
|
DA11
DA16
|
DA12
IC103
CXA1821M-T6
VC
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
+
+
+
+
+
+
+
LD
PD
A
B
C
D
VEE
F
E
EI
EO
VC
TE
FE BIAS
FE
RFO
RFE
LC/PD
RF EQ AMP
VCC
VCC
VREF
VEE
VEE
RF SUMMING AMP
VC
FOCUS ERROR AMP
VC
TRACKING ERROR AMP
VC
VC
VCC
VEE
VC BUFFER
VC
VEE
LD ON
VCC
VC
VC
+
+
APC LD AMP
– CD MOTOR Section –
IC201
TA8409S
1
2
3
4
5
6
7
8
9
HEAT 
CUT OFF 
BLOCK
STANDBY
BLOCK
VREF
BLOCK
IN2
VCC
OUT2
NC
GND
VS
OUT1
VREF
IN1
– 81 –
1
INIT
2
3
4
5
6
7
8
9
10
11
12
13
14
D Vdd 2
SYSM
L1 (+)
ATT
A Vdd L
SHIFT
L2 (+)
LATCH
A Vss L
256FSO
X Vss
TEST1
512IN
D Vss
X OUT
MCKSEL
X Vdd
XBCK
A Vss R
DATA
R2 (+)
LRCK
A Vdd R
MUT L
R1 (+)
MUT R
D Vdd 1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
MODE
S/P
ATT
IIR
FIR3
FIR2
FIR1
PLM
PLM
MUTING
CIRCUIT
CLOCK
GENERATOR
AC
DITHER
DC
DITHER
3RD ORDER
NOISE SHAPER
SAMPLE
HOLD (X1)
TIMING CIRCUIT
VSS
XTLOO
XTLO1
VDD
HA2
HA3
HD0
HD1
HD2
HD3
HD4
HD5
HD6
VDD
VSS
HD7
MA3
MA4
MA2
MA5
MA1
VSS
MA6
MA0
BC
TCKI
TDI
TENAI
TDO
VST
HA1
CLOCK
HA0
XRST
XHIRQ
XRW
XHDT
XHCS
DOIN
BCKI
DATI
LRCI
C2PO
VDD
XTL2I
XTL2O
VSS
VDD
FSXI
BCKO
LRCO
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
DATO
99
DOUT
98
CLK0O
97
XSGRST
96
CSYNC
95
CBLNK/FSC
94
FID/FHREF
93
VSYNC
92
HSYNC
91
VSS
31 VSS
32 MA7
33 MA8
34 XRAS
35 XMWE
36 XCAS2/MA9
37 XCAS0
38 MD7
39 MD8
40 MD6
41 MD9
42 MD5
43 MD10
44 VDD
45 VSS
46 MD4
47 MD11
48 MD3
49 MD12
50 MD2
51 MD13
52 MD1
53 MD14
54 MD0
55 MD15
56 XOSDEN
57 OSDB
58 OSDG
59 OSDR
60 VDD
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
VDD
DCLK
B/Cb7
B/Cb6
B/Cb5
B/Cb4
B/Cb3
B/Cb2
B/Cb1
B/Cb0
G/Y7
G/Y6
G/Y5
G/Y4
G/Y3
VSS
VDD
G/Y2
G/Y1
G/Y0
R/Cr7
R/Cr6
R/Cr5
R/Cr4
R/Cr3
R/Cr2
R/Cr1
R/Cr0
XVOE
VSS
90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61
VIDEO POSTPROCESSOR
&
SYNC GENERATOR
CLOCK
RESET
CLOCK
TEST
HOST
INTERFACE
CD-ROM
DECODER
D-RAM
INTERFACE
MPEG
SYSTEM
DECODER
MPEG
AUDIO
DECODER
MPEG
VIDEO
DECODER
EACH
CIRCUIT
BLOCK
– VIDEO  Section –
IC101
CXD8567AM
IC201
CXD1852AQ
– 82 –
CHARACTER
SIZE
REGISTER
HORIZONTAL
ADDRESS
REGISTER
WRITE
ADDRESS
COUNTER
HORIZONTAL
SIZE
COUNTER
HORIZONTAL
POSITION
COUNTER
HORIZONTAL
ADDRESS
COUNTER
VERTICAL
ADDRESS
REGISTER
VERTICAL
SIZE
COUNTER
VERTICAL
POSITION
COUNTER
VERTICAL
ADDRESS
COUNTER
1
2
3
6
4
5
7
8
9
10
11
16 15 14 13 12
17
18
19
20
OSCILLATOR
CIRCUIT
DATA INPUT
SHIFT REGISTER
PROTECT
CIRCUIT
DISPLAY CONTROLLER
DATA REGISTER
CHARACTER
GENERATOR ROM
12 
× 
18 BIT
× 
255 WORD
CHARACTER DATA
8 BIT 
× 
288 WORD
CHARACTER DATA
3 BIT 
× 
288 WORD
COLOR DATA
3 BIT 
× 
288 WORD
VIDEO RAM
DATA SELECTOR
OUTPUT CONTROL
BACKGROUND
CONTROLLER
DATA REGISTER
TEST CIRCUIT
HSYNC
VSYNC
VB
BLK1
VC1
RBLK
GBLK
BBLK
VR
VG
VSS
TEST
OSCIN
OSCOUT
CKOUT
VDD
RESET
CLK
CSB
DATA
6
CLR
7
PR
8
VCC
5
Q
R
S
Q
3
Q
2
D
4
GND
1
CK
Q
D
C
81
YUV-RGB
CONVERSION
80
CSYNCO
82
HAPGAIN0
83
HAPGAIN1
84
TEST
85
TEN
86
HAPBPF0
87
IFSEL1
88
HAPBPF1
89
NRON
90
LEVEL0
91
LEVEL1
92
FNR UFRZ
93
XRST
94
VSS7
95
CSYNCI
96
CBLNKI
97
VSYNCI
98
HSYNCI
99
VDD5
100
DCLKI
50 VSS4
49 VCPT
48 VCP
47 HVCCT
46 HVCC
45 ADVS
44 ADVD
43 CORON
42 BLCKST3
41 VSS3
40 BLCKST2
39 BLCKST1
38 BLCKST0
37 VDD1
36 BLCKSIZE
35 BLCKNR1
34 BLCKNR0
33 SXP COM
32 SDO
31 SDI
CBLNKO
79
VSYNCO
78
HSYNCO
77
VSS5
76
BO7
75
BO6
74
BO5
73
BO4
72
BO3
71
BO2
70
BO1
69
BO0
68
VDD3
67
Y/GO7
66
Y/GO6
65
Y/GO5
64
Y/GO4
63
Y/GO3
62
Y/GO2
61
Y/GO1
60
Y/GO0
59
VDD2
58
C/RO7
57
C/RO6
56
C/RO5
55
C/RO4
54
C/RO3
53
C/RO2
52
C/RO1
51
C/RO0
1
VSSO
2
BI7
3
BI6
4
BI5
5
BI4
6
BI3
7
BI2
8
BI1
9
BI0
10
VSS1
11
Y/GI7
12
Y/GI6
13
Y/GI5
14
Y/GI4
15
Y/GI3
16
Y/GI2
17
Y/GI1
18
Y/GI0
19
VSS2
20
C/RI7
21
C/RI6
22
C/RI5
23
C/RI4
24
C/RI3
25
C/RI2
26
C/RI1
27
C/RI0
28
VDD0
29
XCS
30
XSCK
NOISE
REDUCER
RGB-YUV
CONVERSION
MEMORY
CONTROLLER
TIMING
GENERATOR
8
8
8
8
8
C/R-Y
B-Y
Y
Y
B-Y
C/R-Y
8
D-RAM
MICRO COMPUTER
INTERFACE
IC271
BU6257FV-E2
IC272
TC7W74F
IC301
CXD1854Q
– 83 –
52
51
F1
XVRST
50
XCS
49
SCK
48
SI
47
VSS
46
TDO
45
TCK
44
TMS
43
TDI
42
VDD
41
TRST
40
VSS
XTEST1
XTEST3
36
TD8
35
TD9
34
VDD
33
TD1O
53
VDD
54
XTEST4
55
XRST
56
SYSCLK
57
PDCLK
58
VSS
59
VSYNC
60
HSYNC
61
SO
62
FID
63
VDD
64
XIICEN
1/2
SYNC Gen.
and
Timing Controller
SIO and I
2
O-Bus
Controller
3
8
Sub Carrier
Gen.
Modulator
Dempx,
Level
Translator
and
Interpolator
4 : 2 : 2 to
4 : 4 : 4
Y, C/
Y, U, V
selector and
Interpolator
SYNC Slope
Gen.
Closed Caption Encoder
(for NTSC)
CSYNC
CHROMA
V
U
Y
BURST FLAG
37-39
-
TEST MODE
10
VDD
19
VSS
C7
C0
11-18
-
5
VSS
Y3
Y0
6-9
-
Y7
Y4
1-4
-
Delay
10bit
DAC
10bit
DAC
10bit
DAC
LPF
LPF
29 YO
28 AVSS2
27 AVDD2
26 VG
25 VB
24 COMPO
23 AVSS1
22 AVDD1
21 VREF
20 IREF
30 AVDD3
31 AVSS3
32 CO
4
4
8
IC401
CXD1913Q
IC501
SN74HC245ANS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
A1
DIR
A2
A3
A4
A5
A6
A7
A8
GND
ENABLE
G
V
CC
B1
B2
B3
B4
B5
B6
B7
B8
Page of 67
Display

Click on the first or last page to see other HCD-V4800 / LBT-V4800 / LBT-V4800R service manuals if exist.