Sony HCD-DJ2I / LBT-DJ2I Service Manual ▷ View online
HCD-DJ2i
61
• IC Pin Function Descriptions
BD93 BOARD (1/2) IC101 TC94A70FG-101 (CD-MP3 PROCESSOR)
BD93 BOARD (1/2) IC101 TC94A70FG-101 (CD-MP3 PROCESSOR)
Pin No.
Pin Name
I/O
Description
1
AVSS3
—
Ground
2
RFZi
I
RF ripple zero crossing signal input
3
RFRP
O
RF ripple signal output
4
SBAD/RFDC
O
Sub beam addition signal output/RF peak detect signal output (Not used in this set)
5
FEi
O
Focus error signal output (Not used in this set)
6
TEi
O
Tracking error signal output
7
TEZi
I
Tracking error zero crossing signal input
8
AVDD3
—
Power supply pin (+3.2 V)
9
FOo
O
Focus coil drive signal output
10
TRo
O
Tracking coil drive signal output
11
VREF
I
Reference voltage (+1.65 V) input
12
FMO
O
Sled motor drive signal output
13
DMO
O
Spindle motor drive signal output
14
VSSP3
—
Ground
15
VCOi
I
VCO control voltage input
16
VDDP3
—
Power supply pin (+3.2 V)
17
VDD1
—
Power supply pin (+1.5 V)
18
VSS1
—
Ground
19
FGiN
I
FG signal input (Connect to VSS1)
20
IO0(/HSO)
I
Disc inner position detect signal input
21
IO1(/UHSO)
O
Disc inner position detect signal output (Not used in this set)
22
XVSS3
—
Ground
23
XI
I
System clock input (16.9344 MHz)
24
XO
O
System clock output (16.9344 MHz)
25
XVDD3
—
Power supply pin (+3.3 V)
26
DVSS3
—
Ground
27
RO
O
Analog audio (R-ch) signal output
28
DVDD3
—
Power supply pin (+3.2 V)
29
DVR
O
Reference voltage (+1.65 V) output
30
LO
O
Analog audio (L-ch) signal output
31
DVSS3
—
Ground
32
VDDT3
—
Power supply pin (+3.3 V)
33
VSS1
—
Ground
34
VDD1
—
Power supply pin (+1.5 V)
35
VDDM1
—
Power supply pin (+1.5 V)
36
SRAMSTB
I
S-RAM standby mode control signal input (Fixed at L in this set)
37
XRST
I
Reset signal input from the system control IC (L: reset)
38
BUS0
I
Serial data input from the system control IC or USB control IC
39
BUS1
I
Serial data input from the system control IC or USB control IC
40
BUS2(SO)
I
Serial data input from the system control IC or USB control IC
41
BUS3(SI)
I
Serial data input from the system control IC or USB control IC
42
BUCK(CLK)
I
Serial data transfer clock signal input from the system control IC or USB control IC
43
XCCE
I
Chip enable signal input from the system control IC or USB control IC
44
TEST
I
Setting terminal for test mode (Connect to VSS1)
45
IRQ
I
Interrupt request signal input
46
AoUT3(PO4)
O
Clock signal output for the A/D converter IC
47
AoUT2(PO5)
O
Audio data output for the USB control IC
48
PIO0
O
Request signal output for the system control IC or USB control IC
49
PIO1
O
Request signal output for the USB control IC
50
PIO2
O
Data select signal output for the data select/reset signal output for the A/D converter IC
51
PIO3
I
Gate signal input from the USB control IC
52
VSS1
—
Ground
53
VDDT3
—
Power supply pin (+3.3 V)
54
SBSY
O
Subcode block sync signal output for the system control IC
HCD-DJ2i
62
Pin No.
Pin Name
I/O
Description
55
SBOK/FOK
O
Not used. (Open)
56
IPF
O
Not used. (Open)
57
SFSY/LOCK
O
Not used. (Open)
58
ZDET
O
Zero detect signal output (Not used in this set)
59
GPIN
I
Not used. (Fixed at L in this set)
60
MS
I
Microcomputer interface mode select signal input (Fixed at H in this set)
61
DOUT(PO6)
O
Digital audio data output (Not used in this set)
62
AOUT(PO7)
O
Audio data output (Not used in this set)
63
BCK(PO8)
O
Bit clock signal output for the USB control IC
64
LRCK(PO9)
O
L/R sampling clock signal output
65
AIN(PI4)
I
Digital audio data input from the USB control IC or A/D converter IC
66
BCKi(PI5)
I
Bit clock signal input from the USB control IC or A/D converter IC
67
LRCKi(PI6)
I
L/R sampling clock signal input from the USB control IC or A/D converter IC
68
VDD1
—
Power supply pin (+1.5 V)
69
VSS1
—
Ground
70
AWRC
—
Not used. (Open)
71
PVDD3
—
Power supply pin (+3.2 V)
72
PDo
O
Phase error margin signal between EFM signal and PLCK signal output
73
TMAXS
O
TMAX detect signal output (Not used in this set)
74
TMAX
O
TMAX detect signal output
75
LPFN
I
Inverted signal input from the opration amplifi er for PLL loop fi lter
76
LPFo
O
Signal output from the opration amplifi er for PLL loop fi lter
77
PVREF
I
Reference voltage (+1.65 V) input
78
VCOF
O
VCO fi lter output
79
PVSS3
—
Ground
80
SLCo
O
EFM slice level output
81
RFi
I
RF signal input
82
RFRPi
I
RF ripple signal input
83
RFEQo
O
RF equalizer signal output
84
VRo
O
Reference voltage (+1.65 V) output
85
RESiN
O
External resistor connection terminal
86
VMDiR
O
Reference voltage (+1.65 V) output for the automatic power control circuit
87
TESTR
O
Low-pass fi lter for RFEQo offset correction
88
AGCi
I
RF signal amplitude adjustment amplifi cation input
89
RFo
O
RF signal generation amplifi cation output
90
RVDD3
—
Power supply pin (+3.2 V)
91
LDo
O
Laser diode ON/OFF control signal output for the automatic power control circuit
(H: laser diode ON)
(H: laser diode ON)
92
MDi
I
Light amount monitor input from the laser diode of optical pick-up block
93
RVSS3
—
Ground
94
FNi2(C)
I
Main beam (C) input from the optical pick-up block
95
FNi1(A)
I
Main beam (A) input from the optical pick-up block
96
FPi2(D)
I
Main beam (D) input from the optical pick-up block
97
FPi1(B)
I
Main beam (B) input from the optical pick-up block
98
TPi(F)
I
Sub beam (F) input from the optical pick-up block
99
TNPC
O
External capacitor connection terminal
100
TNi(E)
I
Sub beam (E) input from the optical pick-up block
HCD-DJ2i
63
MAIN DIGITAL BOARD (2/2) IC100 R5F3640MDFAR (SYSTEM CONTROL)
Pin No.
Pin Name
I/O
Description
1
ST-DIN
I
PLL serial data input from the tuner pack (FM/AM)
2
ST-CE
O
PLL chip enable signal output for the tuner pack (FM/AM)
3
ST-TUNED
I
TUNED detect signal input from the tuner pack (FM/AM)
4
SIRCS
I
SIRCS signal input from the remote control signal receiver IC
5
STBY RELAY
O
Main power ON/OFF control signal output (H: power ON)
6
IO-EXP-LAT
O
Serial latch signal output for the I/O expander IC
7
IO-EXP-CLK
O
Serial data output clock signal output for the I/O expander IC
8
BYTE
—
External data bus width select signal input (Connect to VSS in this set)
9
CNVSS
—
Processor mode select input (for test)
10
XC-IN
I
Sub system clock input (32.768 kHz)
11
XC-OUT
O
Sub system clock output (32.768 kHz)
12
RST
I
System reset signal input from the RESET switch (L: reset)
After the power supply rises, L is input for several hundreds msec and then change to H
After the power supply rises, L is input for several hundreds msec and then change to H
13
X-OUT
O
Main system clock output (5 MHz)
14
VSS
—
Ground
15
X-IN
I
Main system clock input (5 MHz)
16
VCC
—
Power supply pin (+3.3 V)
17
NMI
I
Non-maskable interrupt signal input (Fixed at H in this set)
18
IPOD1 DET
I
iPod 1 status detect signal input from the iPod 1 connector
19
SBSY
I
Subcode block sync detect signal input from the CD-MP3 processor IC
20
AC-CUT
I
AC cut ON/OFF detect signal input from the reset IC (L: AC cut ON)
21
IO-EXP-RST
O
Serial reset signal output for the I/O expander IC (L: reset)
22
IPOD2 RXD
I
UART serial reception data line input from the iPod 2 connector
23
IO-EXP-DO
O
Serial data output for the I/O expander IC
24
IPOD2 TXD
O
UART serial transmission data line output for the iPod 2 connector
25
TDA7448-DATA
I/O
Two-way serial data output for the 6ch volume control IC
26
TDA7448-CLK
O
Serial data transfer clock signal output for the 6ch volume control IC
27
R2A15216-DATA
O
Serial data output for the electronic volume IC
28
R2A15216-CLK
O
Serial data transfer clock signal output for the electronic volume IC
29
IPOD1 RXD
I
UART serial reception data line input from the iPod 1 connector
30
IPOD1 TXD
O
UART serial transmission data line output for the iPod 1 connector
31
PROG PORT
O
Serial data output for the fl ash programming connector
32
REG PROT
I
Regulator short detect and fan current detect signal input/serial data input from the fl ash
programming connector
programming connector
33
STANDBY LED
O
LED drive signal output for the standby indicator (H: standby LED ON)
34
I-USB CTS0 (DI)
I
Serial send control signal input from the USB control IC
35
O-USB TXD (SO)
O
UART serial transmission data line output for the USB control IC
36
I-USB RXD (SI)
I
UART serial reception data line input from the USB control IC
37
ML2252-NCR1
I
Status signal input from the sound IC
38
O-USB RTS (DO)
O
Serial receive control output for the USB control IC
39
ML2252-NCR2
I
Status signal input from the sound IC
40
ML2252-CLK
O
Serial data transfer clock signal output for the sound IC
41
PROTECTOR
I
Speaker protect detect signal input from the speaker protector circuit (H: speaker protect ON)
42
ML2252-DATA OUT
O
Serial data output for the sound IC
43
ML2252-WR
O
Write control signal output for the sound IC
44
ML2252-BUSY2
I
Status signal input from the sound IC
45
ML2252-BUSY1
I
Status signal input from the sound IC
46
LMR
O
Loading motor control signal output for the loading motor driver IC (for loading out)
47
LMF
O
Loading motor control signal output for the loading motor driver IC (for loading in)
48
CLOSE SW
I
Disc tray close position detect signal input (L: disc tray close)
49
OPEN SW
I
Disc tray open position detect signal input (L: disc tray open)
50
CD M-MUTE
O
Muting signal output for the loading motor drive IC
51
CD XRST
O
Reset signal output for the CD-MP3 processor IC (L: reset)
52
USB RST
O
Reset signal output for the USB control IC (L: reset)
53
CD BUS0
O
Communication data bus line output for the CD-MP3 processor IC
HCD-DJ2i
64
Pin No.
Pin Name
I/O
Description
54
CD BUS1
O
Communication data bus line output for the CD-MP3 processor IC
55
CD BUS2
O
Communication data bus line output for the CD-MP3 processor IC
56
CD BUS3
O
Communication data bus line output for the CD-MP3 processor IC
57
CD CLK (BUCK)
O
Serial data transfer clock signal output for the CD-MP3 processor IC
58
CD CCE (CE)
O
Chip enable control signal output for the CD-MP3 processor IC
59
CD MP3 IREQ
I
Decoder request signal input from the CD-MP3 processor IC
60
EEPROM DATA
O
Serial data line output for the EEPROM IC
61
EEPROM CLK
O
Serial clock line signal output for the EEPROM IC
62
VCC
—
Power supply pin (+3.3 V)
63
FL-CLK
O
Serial data transfer clock signal output for the FL display driver IC
64
VSS
—
Ground
65
FL-RST
O
Reset signal output for the FL display driver IC
66
FL-CS
O
Chip select signal output for the FL display driver IC
67
FL-DATA
O
Serial data output for the FL display driver IC
68
FADER SLIDER
I
Voltage level detect signal input from the CROSS FADER variable resistor (A/D input)
69
MULTI JOG 1
I
Jog dial pulse detect signal input from the multi jog dial A (A/D input)
70
MULTI JOG 2
I
Jog dial pulse detect signal input from the multi jog dial B (A/D input)
71
EQ HIGH JOG
I
Jog dial pulse detect signal input from the HIGH jog dial (A/D input)
72
EQ MID JOG
I
Jog dial pulse detect signal input from the MID jog dial (A/D input)
73
IPOD2 DET
I
iPod 2 status detect signal input from the iPod 2 connector
74
POWER/DISPLAY-KEY
I
Power and display keys press detect signal input (interrupt input)
75
ST-RDS-INT
I
RDS data transfer clock signal input from the tuner pack (FM/AM) (AEP, UK model)
76
ST-RDS-DATA
I
RDS data input from the tuner pack (FM/AM) (AEP, UK model)
77
I2C-DATA
I/O
Two-way serial data input/output (Fixed at H in this set)
78
I2C-CLK
I/O
Two-way serial data transfer clock signal input/output (Fixed at H in this set)
79
LED POWER
O
Switch LEDs drive signal output (H: LED ON)
80
AD SUPPLY SW
O
Power ON/OFF control signal output for the jog dial
81
EQ LOW JOG
I
Jog dial pulse detect signal input from the LOW jog dial (A/D input)
82
HP VOL
I
Voltage level detect signal input from the headphone level variable resistor (A/D input)
83
MASTER VOL
I
Jog dial pulse detect signal input from the VOLUME encoder (A/D input)
84
AD-KEY2
I
Key signal input from the AD key line 2
85
AD-KEY1
I
Key signal input from the AD key line 1
86
AD-KEY0
I
Key signal input from the AD key line 0
87
LED-LATCH
O
Serial latch control signal output for the LED driver IC
88
LED-DATA
O
Serial data output for the LED driver IC
89
LED-CLK
O
Serial data transfer clock signal output for the LED driver IC
90
POWER ILL
I
Power illuninator LED drive signal input from the electronic volume IC (A/D input)
91
DEST IN
I
Destination setting signal input (A/D input)
92
CHN 1 LVL
I
Channel A level detect signal input (A/D input)
93
CHN 2 LVL
I
Channel B level detect signal input (A/D input)
94
VACS IN/ P ILL
I
VACS level detect signal input from the electronic volume IC (A/D input)
95
OVERVOLTAGE
I
Over-voltage protect detect signal input (L: over-voltage detect) (A/D input)
96
AVSS
—
Ground
97
ST-DOUT
O
PLL serial data output for the tuner pack (FM/AM)
98
AVREF
—
Reference voltage input (+3.3 V)
99
AVCC
—
Power supply pin (+3.3 V)
100
ST-CLK
O
PLL serial data transfer clock signal output for the tuner pack (FM/AM)
Click on the first or last page to see other HCD-DJ2I / LBT-DJ2I service manuals if exist.