Sony DAV-FZ900KW / DAV-FZ900M / HCD-FZ900KW Service Manual ▷ View online
HCD-FZ900KW/FZ900M
73
Pin No.
Pin Name
I/O
Description
53
LIMITSW
I
LIMIT SW signal input
54
MSW
O
DVD/CD PD –VR select signal output
55
DVDD18
—
Power supply (+1.8V)
56 to 62
HA2 to HA8
O
Flash ROM address bus A2 to A8 output
63, 64
HA18, HA19
O
Flash ROM address bus A18, A19 output
65
DVDD3
—
Power supply (+3.3V)
66
XWR
O
Flash ROM write signal output
67 to 74
HA16 to HA9
O
Flash ROM address bus A16 to A9 output
75
HA20
Flash ROM address bus A20 output
76
XROMCS
O
Flash ROM chip select signal output
77
HA1
O
Flash ROM address bus A1 output
78
XRD
O
Flash ROM read signal output
79, 80
HD0, HD1
I/O
Flash ROM data bus D0, D1 input/output
81
DVSS
—
Ground terminal
82 to 86
HD2 to HD6
I/O
Flash ROM data bus D2 to D6 input/output
87
HA21
I/O
Flash ROM data bus D21 input/output
88
RESERVED
—
Not used. (Open)
89
HD7
I/O
Flash ROM data bus D7 input/output
90
DVSS
—
Ground terminal
91, 92
HA17, HA0
O
Flash ROM address bus A17, A0 output
93
DVDD18
O
Flash ROM data bus D18 input/output
94
FWD
O
Tray loading motor control (FWR) signal output
95
REV
O
Tray loading motor control (REV) signal output
96
DVDD3
—
Power supply (+3.3V)
97
IFSDO
O
CPU I/F serial data output
98
IFCK
O
CPU I/F serial clock output
99
xIFCS
O
CPU I/F chip select output
100
IFSDI
I
CPU I/F serial data input
101
SCL
O
EEPROM serial clock output
102
SDA
I/O
EEPROM serial data input/output
103
CKSW
I
Chuck/Tray detect switch signal input
104
OCSW
I
Chuck/Tray detect switch signal input
105
RXD
I
RXD signal input from Jig
106
TXD
O
TXD signal output to Jig
107
ICE
O
Not used. (Open)
108
xSYSRST
I
System reset signal input
109
RESERVED
I
Not used. (Open)
110
xIFBSY
I
Busy signal input from CPU I/F
111
DQM0
O
SDRAM lower byte mask enable signal output
112
EEWP
O
EEPROM ready/Busy wake up signal output
113 to 117
RD7 to RD3
I/O
SDROM data bus D7 to D3 input/output
118
DVDD3
—
Power supply (+3.3V)
119 to 121
RD2 to RD0
I/O
SDROM data bus D2 to D0 input/output
122 to 129
RD15 to RD8
I/O
SDROM data bus D15 to D8 input/output
130
TSD_M
I
TSD signal input
131
DVDD3
—
Power supply (+3.3V)
132
DQM1
O
SDRAM upper byte mask enable signal output
133
_RWE
O
SDRAM write enable signal output
134
_CAS
O
SDRAM column address strobe signal output
135
_RAS
O
SDRAM row address strobe signal output
136
_RCS
O
SDRAM chip select signal output
137, 138
BA0, BA1
O
SDRAM bank address 0, 1 output
139
RA10
O
SDRAM address bus A10 output
140, 141
RA0, RA1
O
SDRAM address bus A0, A1 output
142
DVDD18
—
Power supply (+1.8V)
143, 144
RA2, RA3
O
SDRAM address bus A0, A3 output
HCD-FZ900KW/FZ900M
74
Pin No.
Pin Name
I/O
Description
145
DVDD3
—
Power supply (+3.3V)
146
DRCLK
O
SDRAM clock output
147
CKE
O
SDRAM clock enable signal output
148
DVSS
—
Ground
149
RA11
O
SDRAM address bus A11 output
150 to 155
RA9 to RA4
O
SDRAM address bus A9 to A4 output
156
DVDD3
—
Power supply (+3.3V)
157
MUTE123
O
Mute signal output for Focus/Tracking/Sledding
158
MUTE
O
Mute signal output for Spindle motor
159
DDC_DA
I/O
HDMI DDC line data input/output
160
DVDD18
—
Power supply (+1.8V)
161
DDC_CLK
I/O
HDMI DDC line clock input/output
162
HTPLG
I
HDMI HPD signal input
163
AGND3
—
Ground
164
EXT_RES
I
Ext. resistor connected terminal
165, 166
AVDD3
—
Power supply (+3.3V)
167
EXT_CAP
I
Ext. capacitor connected terminal
168, 169
AGND3, AGND18
—
Ground
170
TXCN
O
HDMI TXD-clock output
171
TXCP
O
HDMI TXD-clock output
172
AVDD18
—
Power supply (+1.8V)
173
TX0N
O
HDMI TXD-0 output
174
TX0P
O
HDMI TXD-0 output
175
AGND18
—
Power supply (+1.8V)
176
TX1N
O
HDMI TXD-1 output
177
TX1P
O
HDMI TXD-1 output
178
AVDD18
—
Power supply (+1.8V)
179
TX2N
O
HDMI TXD-2 output
180
TX2P
O
HDMI TXD-2 output
181
AGND18
—
Power supply (+1.8V)
182
R/Cr/Pr
O
Video chroma R/Cr/Pr signal output
183
B/Cb/Pb
O
Video chroma B/Cb/Pb signal output
184
DACVSSA
—
Ground
185
Y/G
O
Video Y/chroma G signal output
186
DACVDDA
—
Power supply (+3.3V)
187
CVBS
O
Video Composite signal output
188
DACVSSB
—
Ground
189
C
O
Video chroma signal output
190
DACVDDB
—
Power supply (+3.3V)
191
Y
O
Video Y signal output
192
DACVSSC
—
Ground
193
FS
I
Full Scale Adjustment setting terminal
194
VREF
I
Reference Voltage input terminal
195
DACVDDC
—
Power supply (+3.3V)
196
VBUS_OE
O
VBUS power control signal output
197
VBUS_OC
I
VBUS over current detect signal input
198
SCORE/DIR_XSTATE
I
SCORE signal input
199
SPMCK
I
Not used. (Pull down)
200
SPBCK
I
Not used. (Pull down)
201
SPLRCK
I
Not used. (Pull down)
202
ADIN (SPDATA)
I
Not used. (Pull down)
203
ACLK
O
A/D converter and DAMP clock output
204
ABCK
O
A/D converter and DAMP BCK clock output
205
ALRCK
O
A/D converter and DAMP LRCK clock output
206
MC_DATA (ADIN)
I
Not used. (Pull down)
207
DVDD3
—
Power supply (+3.3V)
HCD-FZ900KW/FZ900M
75
Pin No.
Pin Name
I/O
Description
208
MIC
O
Mic detect status signal input
209
WIDE
O
WIDE select signal output (Not used in this set)
210
RGB_SEL/DSEL
O
Video output select signal output (Not used in this set)
211
TRG_SW
I
Not used.
212
DVDD18
—
Power supply (+3.3V)
213
KMOD
O
KARAOKE mode information signal output
214
XVOICE/DIR_CSFLAG
I
XVOICE signal input
215
SPDIF
O
Not used. (Open)
216
APLLVDD3
—
Power supply (+3.3V)
217
APLLCAP
—
Ext capacitor connected terminal
218
APLLVSS
—
Ground
219
ADACVSS2
—
Ground
220
ADACVSS1
—
Ground
221
DIR_CE
O
Not used. (Open)
222
ASDATA3
O
Audio digital signal output to D-AMP Not used.
223
ASDATA2
O
Audio digital signal output to D-AMP
224
AVCM
—
Ext capacitor connected terminal
225
ASDATA1
O
Audio digital signal output to D-AMP
226
ASDATA0
O
Audio digital signal output to D-AMP
227
DIR_CL
O
Not used. (Open)
228
ADACVDD1
—
Power supply (+3.3V)
229
ADACVDD2
—
Power supply (+3.3V)
230
Rt/DIR_DI
O
Audio (R-CH) signal output
231
Lt/DIR_DO
I
Audio (L-CH) signal input
232
ADACVSS3
—
Ground
233
ADACVDD3
—
Power supply (+3.3V)
234
SADCVDD18
—
Power supply (+1.8V)
235
SADCVSS18
—
Ground
236
RFGND18
—
Ground
237
RFVDD18
—
Power supply (+1.8V)
238
XTALO
O
Crystal output for main clock (27MHz)
239
XTALI
I
Crystal input for main clock (27MHz)
240
JITFO
O
The output terminal of RF jitter meter
241
JITFN
I
The input terminal of RF jitter meter
242
PLLVSS
—
Ground
243
PLLVDD3
—
Power supply (+3.3V)
244
LPFON
O
The negative output of loop fi lter amplifi er
245
LPFIP
I
The positive input terminal of loop fi lter amplifi er
246
LPFIN
I
The negative input terminal of loop fi lter amplifi er
247
LPFOP
O
The positive output of loop fi lter amplifi er
248
ADCVDD3
—
Power supply (+3.3V)
249
ADCVSS
—
Ground
250
RFVDD3
—
Power supply (+3.3V)
251
RFRPDC
O
RF ripple detect output
252
RFRPAC
I
RF ripple detect input (through AC-coupling)
253
HRFZC
I
High frequency RF ripple zero crossing
254
CRTPLP
O
Defect level fi lter capacitor connected terminal
255
RFGND18
—
Power supply (+3.3V)
256
OSP
O
RF offset cancellation capacitor connecting terminal
HCD-FZ900KW/FZ900M
76
MAIN BOARD (5/10) IC503 R5F3640MDFAR (SYSTEM CONTROL)
Pin No.
Pin Name
I/O
Description
1
DAMP_SCDT/DIR_DIN
O
DAMP processor data and DIR data output
2
DAMP_SHIFT/DIR_CLK
O
DAMP processor clock and DIR clock output
3
FL_CS
O
FL driver chip select signal output
4
SIRCS_IN
I
Sircs signal input
5
FL_DATA/LED_DATA
O
FL and LED driver data output
6
CEC_RX_IN
I
CEC data input
7
FL_CLK/LED_CLK
O
FL and LED driver clock output
8
BYTE
I
External data bus input. (Connected to ground)
9
CNVSS
I
Change processor mode input
10
DIR_ERROR
I
DIR error detect signal input
11
DIR_RST
O
DIR reset signal output
12
RESET
I
System reset signal input
13
XOUT
O
Crystal output for main clock (5MHz)
14
VSS
—
Ground
15
XIN
I
Crystal input for main clock (5MHz)
16
VCC
—
Power supply (+3.3V)
17
DIR_XSTATE
I
DIR clock change status signal input
18
DIR_ZERO
I
DIR ZERO data detect input
19
DIR_CSFLAG
I
DIR CSFLAG signal input
20
AC_CUT
I
AC-CUT detect signal input
21
DSP_SF_CE
O
DSP serial fl ash chip enable signal output
22
DSP_MISO
I
DSP data input
23
DSP_SPICLK
O
DSP clock signal output
24
DSP_MOSI
O
DSP data output
25
DSP_SPIDS
O
DSP device select signal output
26
CEC_TX_OUT
O
CEC data output
27
DSP_RESET
O
DSP reset signal output
28
LED_PWM
O
LED drive PWM signal output for illumination
29
E2P_CLK/S-AIR_CLK
I/O
EEPROM /S-AIR serial clock input/output
30
E2P_SDA/S-AIR_SDA
I/O
EEPROM /S-AIR serial data input/output
31
I2C_DATA/TXD1
I/O
Flash Write TXD data input/output
32
I2C_CLK/RXD1
I/O
Flash Write RXD data input/output
33
S-AIR_GPIO2/CLK1
I
S-AIR interrupt signal input or Flash Write CLK signal input
34
S-AIR_DET/RST1
I
S-AIR UNIT detect signal input or Flash Write RST signal input
35
DMP_TX_OUT
O
DMPORT TXD data output
36
DMP_RX_IN
I
DMPORT RXD data input
37
S-AIR_RST/C_SWR_SEL
O
S-AIR reset signal output
38
S-AIR_ADC_SEL/
DRIVER_C_EN
O
S-AIR AD converter select signal output
39
P_CONT1
O
Power control signal output
40
P_CONT2
O
Power control signal output Not used.
41
WRITE EMP P_CONT3
O
Power control signal output
42
DC_CONT
O
A.CAL MIC DC control signal output
43
MIC_GAIN
O
MIC gain control signal output
44
CDM_OPEN_SW
I
CDM open switch signal input
45
DVD_RST
O
Reset signal output
46
WRITE CE
I
Flash Write CE signal input Not used.
47
DVD_SDI
O
Serial data output to CDX9917R
48
DVD_SDO
I
Serial data input from CDX9917R
49
DVD_SCO
I
Serial clock input from CDX9917R
50
DVD_XIFBUSY
O
Busy request signal output to CDX9917R
51
DVD XIFCS
I
Chip select signal input
52
TV_SEL/MIC_DET_OUT/
LED_LAT
O
Mic detect status signal output
53
KMODE
I
KARAOKE mode information signal input.
Click on the first or last page to see other DAV-FZ900KW / DAV-FZ900M / HCD-FZ900KW service manuals if exist.