DOWNLOAD Sony DAV-DZ910W / HBD-DZ910W Service Manual ↓ Size: 4.81 MB | Pages: 90 in PDF or view online for FREE

Model
DAV-DZ910W HBD-DZ910W
Pages
90
Size
4.81 MB
Type
PDF
Document
Service Manual
Brand
Device
Audio
File
dav-dz910w-hbd-dz910w.pdf
Date

Sony DAV-DZ910W / HBD-DZ910W Service Manual ▷ View online

HBD-DZ910W
57
IC304  LC89056W-E (MAIN Board (7/8))
IC303  PCM1808PWR (MAIN Board (7/8))
IC807  PCM1808PWR (S-AIR-INCLUDE Board)
DELTA-SIGMA
MODULATOR
DELTA-SIGMA
MODULATOR
ANTIALIAS
LOW-PASS FILTER
ANTIALIAS
LOW-PASS FILTER
AGND
AVCC
2
3
DVDD
DGND
4
5
LRCK 7
REFERENCE
u1/64
DECIMATION
FILTER
WITH
HIGH-PASS
FILTER
SERIAL
INTERFACE
&
MODE/FORMAT
CONTROL
FMT
12
VINR
14
VINL
13
MD1
11
MD0
10
DOUT
9
BCK
8
CLOCK & TIMING CONTROL
POWER
SUPPLY
SCKI 6
VREF 1
38
37
36
23
24
1
2 3
4
5
44
8 9 10
46
17
22
21
20
30
35
25
26
27
28
29
32
33
34
16
45
13
14
15
47
40
41
48
CL (I)
39
XSEL (I)
CE (I)
DI (I)
EMPHA (O)
AUDIO (O)
DISEL
 (I)
SPDIF (O)
DINO (I)
DINI (I)
DIN2 (I)
6
DGND
7
DVDD
11
AV
D
D
12
AGND
DOSEL0 (I)
SDIN/R
AGND/VIN
LPF (O)
CKSEL0 (I)
XSTATE (O)
18 DGND
19 DVDD
XIN (I)
XOUT (O)
XMCK (O)
DVDD
31
DGND
DO (O)
CSFLAG (O)
F0 (O)
F1 (O)
F2 (O)
VF (O)
VREF/LOCK (O)
BPSYNC (O)
ERROR (O)
DATA (O)
DOSEL1 (I)
CKOUT (O)
BCK (O)
LRCK (O)
CKSEL1 (I)
MODE0 (I)
MODE1 (I)
42
DGND
43
DVDD
XMODE (I)
TIMING
MICROCOMPUTER
INTERFACE
SAMPLING
FREQUENCY
C BIT
DETECT
PA/PB
DETECT
LOCK
DETECT
SYSTEM
RESET
MODE
SELECT
INPUT
CIRCUIT
DATA
DEMODULATOR
PLL
CLOCK
HBD-DZ910W
58
IC3010  CXD9788AR (MAIN Board (8/8))
IC3030  CXD9788AR (MAIN Board (8/8))
12
11
10
9
8
7
6
5
4
3
VSUBC
XVSS
OUTR2(–)
VSSR
OUTR1(+)
VDDR
VSSL
VSSR
OUTL2(–)
OUTL1(+)
VSSL
VDDL
2
1
PWM
CLOCK
GENERATOR
(SECONDARY)
CLOCK
GENERATOR
(PRIMARY)
  
31
29
25 OVF FLAGL
26 SFLAG
27 INIT
30
g P
GAIN
CONTROL
INIT/
MUTE
SAMPLING
RATE
CONVERTER
FILTER &
LOW CUT
FILTER
LINER
INTERPOLATOR
'6
48
XFSOIN
47
XVDD
HPVDDL
46
45
HPOUTL1
HPVSSL
44
43
HPOUTL2
HPVDDR
42
41
HPOUTR1
HPVSSR
40
HPOUTR2
39
37
FSOCKO
38
FSOI
13
XOVSS
14
XFSOOUT
15
XOVDD
16
DVDD
17
DVSS
18
NSPMUTE
19
SOFTMUTE
20
PGMUTE
SERIAL
CONTROLLER
21
SCDT
22
SCSHIFT
23
SCLA
TCH
24
OVF FLAGR
28 MCKSEL
32 BFVDD
33 BFVSS
34 TEST
35 DVDD
36 XFSIIN
LRCK
BCK
DATA
HBD-DZ910W
59
1
2
3
4
5
6
INTERNAL PULLUP
RESISTORS TO VREG
PROTECTION
AND
I/O LOGIC
OVERLOAD
PROTECTION
PWM
RCV.
CTRL
TIMING
GATE
DRIVE
BTL/PBTL-CONFIGURATION
PULLDOWN RESISTOR
44
43
42
41
40
39
38
37
35
27
16
PWM
RCV.
CTRL
TIMING
GATE
DRIVE
BTL/PBTL-CONFIGURATION
PULLDOWN RESISTOR
26
33
34
32
31
30
8
PWM
RCV.
CTRL
TIMING
GATE
DRIVE
BTL/PBTL-CONFIGURATION
PULLDOWN RESISTOR
29
24
25
23
36
18
19
20
21
22
PWM
RCV.
CTRL
TIMING
GATE
DRIVE
BTL/PBTL-CONFIGURATION
PULLDOWN RESISTOR
27
28
POWER
ON
RESET
TEMP.
SENSE
UNDER-
VOLTAGE
PROTECTION
4
VREG
I-SENSE
13
14
15
17
12
7
11
9
10
M3
M2
M1
PWM_C
/RESET_CD
GVDD_B
/DTW
NC
NC
/SD
PWM_A
/RESET_AB
GND
AGND
VREF
PWM_B
OC_ADJ
PWM_D
NC
NC
VDD
GVDD_C
NC
BST_D
GVDD_D
OUT_D
PVDD_D
PVDD_D
GND_C
GND_D
BST_C
PVDD_C
OUT_C
OUT_B
PVDD_B
BST_B
OUT_B
GND_B
PVDD_A
PVDD_A
OUT_A
GVDD_A
BST_A
NC
4
IC3100  CXD9981TN (MAIN Board (8/8))
IC3300  CXD9981TN (MAIN Board (8/8))
HBD-DZ910W
60
IC4004  M62429FP-TP (IO Board)
1
Y0
2
Y2
3
Y
4
Y3
5
Y1
15
X2
14
X1
13
X
12
X0
11
X3
10
A
9
B
16
VDD
6
INH
7
VEE
8
VSS
BINARY TO 1 OF 4
DECODER WITH INHIBIT
LEVEL
CONVERTER
IC4003  MC14052BDTR2 (IO Board)
Vref
VR2
VR1
VOL AMP 2
VOL AMP 1
REF AMP
VIN1
VOUT1
GND
DATA
VIN2
VOUT2
VCC
CLK
LOGIC
CONTROL
1
4
3
2
8
5
6
7
Page of 90
Display

Click on the first or last page to see other DAV-DZ910W / HBD-DZ910W service manuals if exist.