Panasonic CF-Y5LWVYZBM Service Manual ▷ View online
1
A
B
C
D
E
F
G
H
I
J
2
3
4
5
6
7
8
9
10
11
Main Board
CF-Y5L
Printed Circuit Board
Printed Circuit Board
1
A
B
C
D
E
F
G
H
I
J
2
3
4
5
6
7
8
9
10
11
Main Board
1
A
B
C
D
E
F
G
H
I
J
2
3
4
5
6
7
8
9
10
11
PCB, SUB DVD
Bluetooth-USB PCB Unit
T
E
R
M
SI
DE
+
+
GTLD3_HD#[59]
GTLD3_HD#[48]
GTLD1_HD#[22]
GTLD3_HD#[57]
GTLD3_HD#[49]
GTLD0_HD#[0]
GTLD0_HD#[9]
GTLD0_HD#[12]
GTLD0_HD#[2]
GTLD2_HD#[47]
GTLD0_HD#[4]
GTLD2_HD#[44]
GTLD2_HD#[33]
GTLD3_HD#[56]
GTLD2_HD#[36]
GTLD1_HD#[17]
GTLD2_HD#[43]
GTLD3_HD#[51]
GTLD3_HD#[58]
GTLD0_HD#[13]
GTLD2_HD#[38]
GTLD3_HD#[62]
GTLD1_HD#[24]
GTLD1_HD#[23]
GTLD0_HD#[15]
GTLD0_HD#[3]
GTLD2_HD#[42]
GTLD1_HD#[21]
GTLD2_HD#[46]
GTLD0_HD#[10]
GTLD1_HD#[31]
GTLD3_HD#[63]
GTLD2_HD#[37]
GTLD1_HD#[18]
GTLD1_HD#[20]
GTLD2_HD#[39]
GTLD0_HD#[8]
GTLD0_HD#[5]
GTLD1_HD#[25]
GTLD2_HD#[45]
GTLD3_HD#[60]
GTLD0_HD#[14]
GTLD1_HD#[30]
GTLD0_HD#[11]
GTLD2_HD#[41]
GTLD3_HD#[55]
GTLD0_HD#[7]
GTLD0_HD#[6]
GTLD1_HD#[19]
GTLD3_HD#[52]
GTLD1_HD#[27]
GTLD2_HD#[32]
GTLD3_HD#[50]
GTLD2_HD#[35]
GTLD1_HD#[28]
GTLD0_HD#[1]
GTLD2_HD#[40]
GTLD1_HD#[29]
GTLD1_HD#[16]
GTLD3_HD#[53]
GTLD1_HD#[26]
GTLD3_HD#[61]
GTLD3_HD#[54]
GTLD2_HD#[34]
TP7
GND
GND
R
6
5
1
1.
0
x
0.
5
GTLD1_HD#[31-16]
3.E2
*
C
2
0
1
0
u
6
.
3
V
2.
0X
1.
25
TP98
TMS#
2.G5
*
C
1
9
1
0
u
6
.
3
V
2.
0x
1.
25
BPM#[2]
2.H4
CPU_SLP#
3.H7
C
2
8
0
.
1
u
1
6
V
1.
0X
0.
5
R
1
4
1
0
0
1.
0
x
0.
5
GND
TP6
GTLD1_DSTBN#[1]
3.H5
GTLD2_DSTBN#[2]
3.H5
*
C
3
7
1
0
u
6
.
3
V
2.
0X
1.
25
VID5
33.D3;38.J5
R17
1k
1.0 x 0.5
GTLD2_DBI#[2]
3.H5
VCTREF
*
C
3
1
1
0
u
6
.
3
V
2.
0X
1.
25
*
C
3
6
1
0
u
6
.
3
V
2.
0X
1.
25
BPM#[0]
2.H4
BPM#[3]
2.H4
VID6
33.D3
*
C
3
1
0
u
6
.
3
V
2.
0X
1.
25
R20
54.9
1%
1.0 x 0.5
*
C
3
9
1
0
u
6
.
3
V
2.
0X
1.
25
*
C
2
3
1
0
u
6
.
3
V
2.
0x
1.
25
GND
*
C
2
1
0
u
6
.
3
V
2.
0x
1.
25
GND
VC105
GTLD2_HD#[47-32]
3.E4
DPRSTP#
11.I5;33.A2
*
C
2
9
1
0
u
6
.
3
V
2.
0x
1.
25
R8
1k
1.0 x 0.5
C
4
6
0
.
0
1
u
2
5
V
1.
0X
0.
5
GTL_CPURST#
2.H3;3.H4
GTLD0_HD#[15-0]
3.E1
*
C
2
5
1
0
u
6
.
3
V
2.
0X
1.
25
R
1
5
1
k
1
%
1.
0
x
0.
5
PREQ#
2.G4;38.G7
GTL_DPWR#
3.H4
GND
*
C
4
0
1
0
u
6
.
3
V
2.
0X
1.
25
*
C
7
1
0
u
6
.
3
V
2.
0X
1.
25
TP2
GTLD1_DSTBP#[1]
3.H6
ITP_BCLK0
9.G3
*
C
3
4
1
0
u
6
.
3
V
2.
0X
1.
25
GND
TDO#
2.G4
*
C
1
2
1
0
u
6
.
3
V
2.
0X
1.
25
R
9
5
1
1.
0
x
0.
5
*
C
1
7
1
0
u
6
.
3
V
2.
0X
1.
25
VCPUCORE
TP4
*
C
6
1
0
u
6
.
3
V
2.
0x
1.
25
C
N
1
ITP CONNECTOR
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
*
C
2
1
1
0
u
6
.
3
V
2.
0X
1.
25
R10
0
1.0 x 0.5
*
C
8
1
0
u
6
.
3
V
2.
0X
1.
25
TP10
C
4
5
1
0
u
6
.
3
V
2.
0X
1.
25
VC105
SYSRESET#
10.C1;10.I4;38.H9
TCK#
2.G4
*
C
1
5
1
0
u
6
.
3
V
2.
0X
1.
25
VID4
33.D3
VC15
*
C
1
3
3
0
u
2
V
7.
3X
4.
3
ITP_BCLK1
9.G3
R2
51
1.0 x 0.5
R
5
5
1
1.
0
x
0.
5
GTLD3_DSTBP#[3]
3.H6
CPU_DPSLP#
11.I5
*
C
3
3
1
0
u
6
.
3
V
2.
0X
1.
25
VID2
33.E3;38.J5
*
C
1
6
1
0
u
6
.
3
V
2.
0X
1.
25
GTLD3_DSTBN#[3]
3.H5
R1
1k
1.0 x 0.5
VCPUCORE
TP5
R18
51
1%
1.0 x 0.5
*
C
1
1
1
0
u
6
.
3
V
2.
0X
1.
25
TP12
*
C
2
6
1
0
u
6
.
3
V
2.
0X
1.
25
*
C
3
5
1
0
u
6
.
3
V
2.
0X
1.
25
R19
27.4
1%
1.0 x 0.5
TDI#
2.G4
TP3
*
C
1
3
1
0
u
6
.
3
V
2.
0X
1.
25
VC105
VID3
33.D3
CPU_PWRGD
11.I6
R
4
5
6
1.
0
x
0.
5
VSSSENSE
33.D7;38.J6
GTLD0_DSTBN#[0]
3.H5
*
C
4
1
1
0
u
6
.
3
V
2.
0x
1.
25
R7
0
1.0 x 0.5
R22
54.9
1%
1.0 x 0.5
GND
TP1
VCCSENSE
33.D7;38.J4
GND
GTLD0_DSTBP#[0]
3.H6
GTLD0_DBI#[0]
3.H5
R
1
3
1
0
0
1.
0
x
0.
5
GTLD3_DBI#[3]
3.H5
GTLD1_DBI#[1]
3.H5
GTL_PRDY#
2.G4
VC105
TP11
*
C
4
1
0
u
6
.
3
V
2.
0X
1.
25
TP8
*
C
3
8
1
0
u
6
.
3
V
2.
0x
1.
25
*
C
3
2
1
0
u
6
.
3
V
2.
0X
1.
25
*
C
3
0
1
0
u
6
.
3
V
2.
0X
1.
25
TP9
GTLD2_DSTBP#[2]
3.H6
R21
27.4
1%
1.0 x 0.5
GND
VCPUCORE
GND
*
C
2
4
1
0
u
6
.
3
V
2.
0x
1.
25
GND
TP13
VCPUCORE
VID1
33.E3;38.J5
TRST#
2.G5
BPM#[1]
2.H4
GTLD3_HD#[63-48]
3.E5
VCTREF
VID0
33.E4;38.J5
R
1
6
2
k
1
%
1.
0
x
0.
5
*
C
2
1
2
3
3
0
u
2
V
7.
3X
4.
3
C2GBC0000304
*IC1
AF22
D62#
AF25
D61#
AE25
D60#
AD21
D59#
AE21
D58#
AD24
D57#
AF23
D56#
AE22
D55#
AD20
D54#
AC25
D53#
AB21
D52#
AA21
D51#
AB22
D50#
AC23
D49#
AC22
D48#
V23
DINV2#
Y25
DSTBP2#
W24
DSTBN2#
AA24
D47#
AC26
D46#
Y22
D45#
Y26
D44#
AA26
D43#
Y23
D42#
W22
D41#
AB25
D40#
U22
D39#
U25
D38#
U23
D37#
W25
D36#
V26
D35#
V24
D34#
AB24
D33#
AA23
D32#
E22
D0#
F24
D1#
E26
D2#
H22
D3#
F23
D4#
G25
D5#
E25
D6#
E23
D7#
K24
D8#
G24
D9#
J24
D10#
J23
D11#
H26
D12#
F26
D13#
K22
D14#
H25
D15#
H23
DSTBN0#
G22
DSTBP0#
J26
DINV0#
N22
D16#
K25
D17#
P26
D18#
R23
D19#
L25
D20#
L22
D21#
L23
D22#
M23
D23#
P25
D24#
P22
D25#
P23
D26#
T24
D27#
R24
D28#
L26
D29#
T25
D30#
N24
D31#
M24
DSTBN1#
N25
DSTBP1#
M26
DINV1#
AD26 GTLREF
C26
TEST1
D25
TEST2
B22
BSEL0
B23
BSEL1
C21
BSEL2
V1
COMP3
U1
COMP2
U26
COMP1
R26
COMP0
AC20
DINV3#
AE24
DSTBP3#
AD23
DSTBN3#
AF26
D63#
D7
SLP#
D6
PWRGOOD
D24
DPWR#
B5
DPSLP#
E5
DPRSTP#
AE6
PSI#
C2GBC0000304
*IC1
K6
VCCP
AF20
VCC
AF18
VCC
AF17
VCC
AF15
VCC
AF14
VCC
AF12
VCC
AF10
VCC
AF9
VCC
AE20
VCC
AE18
VCC
AE17
VCC
AE15
VCC
AE13
VCC
AE12
VCC
AE10
VCC
AE9
VCC
AD18
VCC
AD17
VCC
AD15
VCC
AD14
VCC
AD12
VCC
AD10
VCC
AD9
VCC
AD7
VCC
AC18
VCC
AC17
VCC
AC15
VCC
AC13
VCC
AC12
VCC
AC10
VCC
AC9
VCC
AC7
VCC
AB20
VCC
A7
VCC
A9
VCC
A10
VCC
A12
VCC
A13
VCC
A15
VCC
A17
VCC
A18
VCC
A20
VCC
B7
VCC
B9
VCC
B10
VCC
B12
VCC
B14
VCC
B15
VCC
B17
VCC
B18
VCC
B20
VCC
C9
VCC
C10
VCC
C12
VCC
C13
VCC
C15
VCC
C17
VCC
C18
VCC
D9
VCC
D10
VCC
D12
VCC
D14
VCC
D15
VCC
D17
VCC
D18
VCC
E7
VCC
E9
VCC
E10
VCC
E12
VCC
E13
VCC
E15
VCC
E17
VCC
E18
VCC
E20
VCC
F7
VCC
F9
VCC
F10
VCC
F12
VCC
F14
VCC
F15
VCC
F17
VCC
F18
VCC
F20
VCC
M21
VCCP
J21
VCCP
K21
VCCP
R6
VCCP
T6
VCCP
N6
VCCP
M6
VCCP
J6
VCCP
B26
VCCA
G21
VCCP
V6
VCCP
W21
VCCP
V21
VCCP
R21
VCCP
T21
VCCP
N21
VCCP
AE2
VID6
AF2
VID5
AE3
VID4
AF4
VID3
AE5
VID2
AF5
VID1
AD6
VID0
AA7
VCC
AA9
VCC
AA10 VCC
AA12 VCC
AA13 VCC
AA15 VCC
AA17 VCC
AA18 VCC
AA20 VCC
AA12 VCC
AA13 VCC
AA15 VCC
AA17 VCC
AA18 VCC
AA20 VCC
AB7
VCC
AB9
VCC
AB10 VCC
AB12 VCC
AB14 VCC
AB15 VCC
AB17 VCC
AB18 VCC
AB12 VCC
AB14 VCC
AB15 VCC
AB17 VCC
AB18 VCC
AE7
VSSSENSE
AF7
VCCSENSE
R
2
9
9
0
1.
0
x
0.
5
+
VC105
C
2
2
0
.
1
u
1
6
V
1.
0X
0.
5
C
1
8
0
.
1
u
1
6
V
1.
0X
0.
5
GND
C
2
7
0
.
1
u
1
6
V
1.
0X
0.
5
C
1
4
0
.
1
u
1
6
V
1.
0X
0.
5
C
1
0
0
.
1
u
1
6
V
1.
0X
0.
5
C
5
2
2
0
u
2
V
7.
3X
4.
3
C
9
0
.
1
u
1
6
V
1.
0X
0.
5
CF-Y5LWVYZBM
1
A
B
C
D
E
F
G
H
I
J
2
3
4
5
6
7
8
9
10
11
Schematic Diagrams
Main 1 CPU Host Bus
Main 1 CPU Host Bus
Note: All Schematic Diagrams are confidential.
Click on the first or last page to see other CF-Y5LWVYZBM service manuals if exist.