DOWNLOAD Panasonic KX-NS500 / KX-NS520 / KX-NS500RU / KX-NS520RU (serv.man2) Service Manual ↓ Size: 13.72 MB | Pages: 110 in PDF or view online for FREE

Model
KX-NS500 KX-NS520 KX-NS500RU KX-NS520RU (serv.man2)
Pages
110
Size
13.72 MB
Type
PDF
Document
Service Manual / Supplement
Brand
Device
PBX / HYBRID IP-PBX
File
kx-ns500-kx-ns520-kx-ns500ru-kx-ns520ru-sm2.pdf
Date

Panasonic KX-NS500 / KX-NS520 / KX-NS500RU / KX-NS520RU (serv.man2) Service Manual / Supplement ▷ View online

29
Changed from Original Service Manual as section 12.3.
2.4.
CPU Board (KX-NS520)
2.4.1.
No.1
DDD3 CLK
DDD3 nCLK
C
E
B
A
D
F
3
6
4
2
5
8
7
DDR_A[12]
DDR_A[11]
DDR_A[9]
DDR_A[10]
DDR_A[6]
DDR_A[7]
DDR_A[8]
DDR_A[5]
DDR_A[2]
DDR_A[3]
DDR_A[4]
DDR_A[1]
DDR_A[0]
DDR_A[0]
DDR_A[1]
DDR_A[2]
DDR_A[3]
DDR_A[4]
DDR_A[5]
DDR_A[11]
DDR_A[6]
DDR_A[10]
DDR_A[7]
DDR_A[9]
DDR_A[8]
DDR_A[12]
DDR_D[0-15]
DDR_A[14]
DDR_A[13]
DDR_A[13]
DDR_A[14]
DDR_D[0]
DDR_D[1]
DDR_D[2]
DDR_D[3]
DDR_D[4]
DDR_D[7]
DDR_D[6]
DDR_D[5]
DDR_D[15]
DDR_D[8]
DDR_D[13]
DDR_D[11]
DDR_D[12]
DDR_D[10]
DDR_D[9]
DDR_D[14]
DDR_A[15]
DDR_A[15]
DDR_A[12]
DDR_A[2]
DDR_A[6]
DDR_A[0]
DDR_A[7]
DDR_A[9]
DDR_A[8]
DDR_A[13]
DDR_A[10]
DDR_A[11]
DDR_A[4]
DDR_A[5]
DDR_A[3]
DDR_A[14]
DDR_A[1]
DDR_A[15]
DDR_A[0-15]
DDR_D[15]
DDR_D[14]
DDR_D[13]
DDR_D[12]
DDR_D[11]
DDR_D[10]
DDR_D[9]
DDR_D[8]
DDR_D[3]
DDR_D[7]
DDR_D[0]
DDR_D[1]
DDR_D[2]
DDR_D[6]
DDR_D[5]
DDR_D[4]
DG
+1.5V_DDR
DG
DG
DDR_VREF
C101
0.1u
16
C108
0.1u
16
DDR_VTT
R112
51
1
2
3
45
6
7
8
R110
51
1
2
3
45
6
7
8
R109
51
1
2
3
45
6
7
8
R111
51
1
2
3
45
6
7
8
R107
51
1
2
3
45
6
7
8
R106
51
2
1
3
45
6
8
7
C111
0.1u
16
+1.5V_DDR
C112
0.1u
16
C113
0.1u
16
+1.5V_DDR
C125
0.1u
16
C126
0.1u
16
C128
0.1u
16
C127
0.1u
16
CL101
CL102
CL103
CL104
CL105
CL106
CL107
CL108
CL109
CL110
CL111
CL112
CL113
CL114
CL115
CL116
C107
0.1u
16
C106
0.1u
16
C105
0.1u
16
C104
0.1u
16
C103
0.1u
16
C102
0.1u
16
R108
51
C109
10u
10
C110
10u
10
IC104
1
GND1
2
*SD
3
VSENSE
4
VREF
5
VDDQ
6
AVIN
7
PVIN
8
VTT
9
GND2
C131
10u
10
+1.5V_DDR
DG
C130
22u
6.3
DG
+3.3VD
C124
0.01u
50
C129
0.1u
16
T
T
V
_
R
D
D
F
E
R
V
_
R
D
D
C123
0.1u
16
R102
240
1
T
T
V
_
R
D
D
_
P
T
F
E
R
V
_
R
D
D
_
P
T
R101
49.9
1
R104
49.9
1
R103
49.9
1
C115
0.1u
16
C114
0.1u
16
NT5CB64M16FP-DH
IC151
A0
N3
A1
P7
A2
P3
A3
N2
A4
P8
A5
P2
A6
R8
A7
R2
A8
T8
A9
R3
A10/AP
L7
A11
R7
A12/*BC
N7
NC3
L1
NC1
J1
NC2
J9
BA0
M2
BA1
N8
BA2
M3
*CS
L2
*RAS
J3
*CAS
K3
*WE
L3
*RESET
T2
ZQ
L8
ODT
K1
*CK
K7
CK
J7
CKE
K9
DML
E7
DMU
D3
NC4
L9
DQL0
E3
DQL1
F7
DQL2
F2
DQL3
F8
DQL4
H3
DQL5
H8
DQL6
G2
DQL7
H7
DQU0
D7
DQU1
C3
DQU2
C8
DQU3
C2
DQU4
A7
DQU5
A2
DQU6
B8
DQU7
A3
DQSL
F3
*DQSL
G3
DQSU
C7
*DQSU
B7
VDD1
B2
VDD2
D9
VDD3
G7
VDD4
K2
VDD5
K8
VDD6
N1
VDD7
N9
VDD8
R1
VDD9
R9
VDDQ1
A1
VDDQ2
A8
VDDQ3
C1
VDDQ4
C9
VDDQ5
D2
VDDQ6
E9
VDDQ7
F1
VDDQ8
H2
VDDQ9
H9
VREFCA
M8
VREFDQ
H1
VSS1
A9
VSS2
B3
VSS3
E1
VSS4
G8
VSS5
J2
VSS6
J8
VSS7
M1
VSS8
M9
VSS9
P1
VSS10
P9
VSS11
T1
VSS12
T9
VSSQ1
B1
VSSQ2
B9
VSSQ3
D1
NC6
T3
VSSQ4
D8
VSSQ5
E2
VSSQ6
E8
VSSQ7
F9
VSSQ8
G1
VSSQ9
G9
NC7
T7
NC5
M7
IC101
AM3352BZCZ30
I-AM3352ZCZ60-1
F3
DDR_A0
H1
DDR_A1
E4
DDR_A2
C3
DDR_A3
C2
DDR_A4
B1
DDR_A5
D5
DDR_A6
E2
DDR_A7
D4
DDR_A8
C1
DDR_A9
F4
DDR_A10
F2
DDR_A11
E3
DDR_A12
H3
DDR_A13
H4
DDR_A14
D3
DDR_A15
C4
DDR_BA0
E1
DDR_BA1
B3
DDR_BA2
M2
DDR_DQM0
J2
DDR_DQM1
G4
*DDR_RAS
F1
*DDR_CAS
B2
*DDR_WE
G2
*DDR_RESET
G1
DDR_ODT
H2
*DDR_CS0
G3
DDR_CKE
D2
DDR_CK
D1
*DDR_CK
J3
DDR_VTP
J4
DDR_VREF
L2
*DDR_DQS1
L1
DDR_DQS1
P2
*DDR_DQS0
P1
DDR_DQS0
M1
DDR_D15
L4
DDR_D14
L3
DDR_D13
K4
DDR_D12
K3
DDR_D11
K2
DDR_D10
K1
DDR_D9
J1
DDR_D8
P4
DDR_D7
P3
DDR_D6
N4
DDR_D5
N3
DDR_D4
N2
DDR_D3
N1
DDR_D2
M4
DDR_D1
M3
DDR_D0
CPU Cortex-A8
DRAM 128MB
303MHz
confidential
VREF VTT
KX-NS520 CPU BOARD No.1
30
2.4.2.
No.2
NAND GP_D[7]
NAND RDY
NAND ALE
NAND *WE
NAND *RE
NAND *CS
SRAM D[8]
SRAM *WE
SRAM *OE
SRAM GP_A[1]
SRAM *CS
+
-
+
-
C
E
B
A
D
F
3
6
4
2
5
8
7
GP_D[7]
GP_D[6]
GP_D[5]
GP_A[0-21]
GP_D[4]
GP_D[3]
GP_D[2]
GP_D[1]
GP_D[0]
GP_D[0]
GP_D[1]
GP_D[2]
GP_D[3]
GP_D[7]
GP_D[4]
GP_D[5]
GP_D[6]
GP_D[15]
GP_D[14]
GP_D[12]
GP_D[13]
GP_D[8]
GP_D[10]
GP_D[9]
GP_D[11]
GP_O_D[1]
GP_O_D[6]
GP_O_D[7]
GP_O_D[2]
GP_O_D[4]
GP_O_D[0]
GP_O_D[3]
GP_O_D[5]
GP_O_D[8]
GP_O_D[9]
GP_O_D[11]
GP_O_D[14]
GP_O_D[13]
GP_O_D[12]
GP_O_D[15]
GP_O_D[10]
GP_O_A[15]
GP_O_A[5]
GP_O_A[2]
GP_O_A[0]
GP_O_A[11]
GP_O_A[8]
GP_O_A[3]
GP_O_A[14]
GP_O_A[10]
GP_O_A[7]
GP_O_A[6]
GP_O_A[4]
GP_O_A[13]
GP_O_A[1]
GP_O_A[12]
GP_O_A[9]
GP_O_A[19]
GP_O_A[18]
GP_O_A[17]
GP_O_A[16]
GP_D[0]
GP_D[1]
GP_D[3]
GP_D[2]
GP_D[5]
GP_D[6]
GP_D[7]
GP_D[4]
GP_D[9]
GP_D[15]
GP_D[10]
GP_D[11]
GP_D[13]
GP_D[14]
GP_D[8]
GP_D[12]
GP_A[0]
GP_A[1]
GP_A[2]
GP_A[3]
GP_A[4]
GP_A[5]
GP_A[6]
GP_A[7]
GP_A[8]
GP_A[9]
GP_A[10]
GP_A[11]
GP_A[12]
GP_A[13]
GP_A[14]
GP_A[15]
GP_A[16]
GP_A[17]
GP_A[18]
GP_A[19]
GP_A[6]
GP_A[5]
GP_A[4]
GP_A[3]
GP_A[2]
GP_A[1]
GP_D[8]
GP_D[9]
GP_D[11]
GP_D[10]
GP_D[13]
GP_D[15]
GP_D[12]
GP_D[14]
GP_A[14]
GP_A[15]
GP_A[17]
GP_A[16]
GP_A[18]
GP_A[5]
GP_A[4]
GP_A[2]
GP_A[1]
GP_A[3]
GP_A[6]
GP_A[7]
GP_A[8]
GP_A[10]
GP_A[9]
GP_A[13]
GP_A[12]
GP_A[11]
GP_D[7]
GP_D[6]
GP_D[4]
GP_D[5]
GP_D[0]
GP_D[2]
GP_D[1]
GP_D[3]
GP_D[0-15]
nCS0_NAND
GP_D[12]
GP_D[8]
GP_D[14]
GP_D[13]
GP_D[11]
GP_D[10]
GP_D[15]
GP_D[9]
GP_D[4]
GP_D[7]
GP_D[6]
GP_D[5]
GP_D[2]
GP_D[3]
GP_D[1]
GP_D[0]
GP_D[0]
GP_A[1]
GP_A[0]
GP_D[4]
GP_D[2]
GP_D[6]
GP_D[7]
GP_D[5]
GP_D[3]
GP_A[2]
GP_D[1]
GP_A[20]
GP_A[21]
GP_A[0-21]
nCS3_TRACE
GP_D[0-7]
+15V
DG
DG
DG
DG
+3.3VD
DG
+3.3VD
DG
+3.3VD
DG
+3.3VD
DG
+15V
+3.3VD
DG
+3.3VD_B
+3.3V_BASE_BAT
+3.3VD
DG
DG
+3.3VD_B
+3.3VD
DG
DG
+3.3VD
DG
DG
CN202
15
CN202
17
CN202
9
5
CN202
0
7
CN202
8
CN202
4
6
CN202
24
CN202
35
CN202
8
7
CN202
0
5
CN202
7
7
CN202
9
7
CN202
6
4
CN202
5
4
CN202
34
CN202
1
7
CN202
8
5
CN202
3
6
CN202
2
6
CN202
19
CN202
0
8
CN202
2
CN202
3
4
CN202
6
7
CN202
9
6
CN202
4
5
CN202
6
CN202
39
CN202
31
CN202
29
CN202
26
CN202
16
CN202
18
CN202
36
CN202
6
5
CN202
9
4
CN202
7
4
CN202
8
6
CN202
14
CN202
52901-0874
NC
1
CN202
12
CN202
7
CN202
3
7
CN202
22
CN202
20
CN202
4
7
CN202
32
CN202
28
CN202
4
CN202
5
7
CN202
2
7
CN202
3
5
CN202
11
CN202
30
CN202
1
4
CN202
7
6
CN202
37
CN202
9
CN202
13
CN202
3
CN202
6
6
CN202
10
CN202
25
CN202
4
4
CN202
33
CN202
1
6
CN202
2
5
CN202
2
4
CN202
23
CN202
21
CN202
38
CN202
8
4
CN202
7
5
CN202
5
CN202
5
6
CN202
40
CN202
5
5
CN202
27
CN202
0
6
CN202
1
5
CPU_TDI
003:1E
TDM0_DR_DSP
004:2D
DEBUG_SERIAL_TXD
003:4D
CPU_TMS
003:1E
LAN_RX_XP_DSP
003:8A
CPU_TDO
003:1E
DEBUG_SERIAL_RXD
003:4D
BAT_ALM_n
003:2D
FPGA_nCONFIG
003:4D
TDM0_CK_DSP
004:2D
FPGA_nSTATUS
003:4D
nWE
004:4C;005:3E
TDM0_FS_DSP
004:2D
TDM0_DX_DSP
004:2D
CPU_nSRST
003:2C
LAN_TX_XP_DSP
003:8A
nRD
004:4C;005:3F
LAN_TX_XM_DSP
003:8A
GP_A[0-21]
005:3C
CPU_TCK
003:1E
LAN_RX_XM_DSP
003:8A
R207
10k
1
2
3
45
6
7
8
C214
0.01u
16
NC
R257
10
NC
1
2
3
45
6
7
8
R261
0
NC
R208
10k
1
2
3
45
6
7
8
R210
10k
1
2
3
45
6
7
8
C212
0.1u
50
NC
R263
0
NC
C202
0.1u
16
R223
10
1
2
3
45
6
7
8
R209
10k
1
2
3
45
6
7
8
R213
10
IC208
SN74LVC1G32DCKR
NC
1
A
2
B
3
GND
5
VCC
4
Y
IC207
SN74LVC1G04DCKR
NC
1
NC
2
A
3
GND
5
VCC
4
Y
R220
10
R222
10
2
3
1
45
8
6
7
R247
1k
C211
0.1u
16
NC
C205
0.1u
16
R246
1k
C209
0.1u
16
R250
10
NC
C208
0.1u
16
NC
C213
100p
NC
D203
NC
R214
10
R254
10
NC
1
2
3
45
6
7
8
R236
2.2k
NC
R248
10
NC
R267
10
NC
R234
10k
NC
R226
10
1
2
3
45
6
7
8
R238
10k
NC
R217
10
R265
10
NC
R242
4.7k
NC
R211
10
R202
10k
NC
R259
0
NC
R249
10
NC
R252
10
NC
1
2
3
45
6
7
8
R201
10k
NC
R206
10
1
2
3
45
6
7
8
R251
10
NC
1
2
3
45
6
7
8
R258
10
NC
1
2
3
45
6
7
8
R255
10
NC
1
2
3
45
6
7
8
R218
10
C201
0.1u
50
NC
C203
0.1u
16
R215
10
R228
10
R204
10
1
2
3
45
6
7
8
D201
1SS424(TPH3,F)
NC
R203
10
1
2
3
45
6
7
8
R224
10
4
2
3
18
6
7
5
R227
10
R264
10
NC
TP_BAT_ALM
C210
0.1u
16
NC
R262
0
NC
R219
10
R266
10
NC
R225
10
8
7
6
54
3
2
1
R256
10
NC
1
2
3
45
6
7
8
TP_+3.3VD_B
D202
NC
TP_3.3V_BAT
R212
10
R216
10
R241
10M
NC
R253
10
NC
1
2
3
45
6
7
8
R205
10
1
2
3
45
6
7
8
R260
0
NC
C206
0.1u
16
R233
10k
+3.3VD
R235
10k
R240
1k
R237
10k
+3.3VD
R239
10k
DG
DG
R229
10k
+3.3VA_FROM_DSP
R231
10k
+3.3VD
CPU_nTRST
003:2C
IC202
NJM2903M(TE1)
NC
3
2
1
IC202
NJM2903M(TE1)
NC
5
6
7
IC202
NJM2903M(TE1)
NC
4
GND
8
VCC
nRESET_DSP_PHY
004:5D
nRESET_DSP
004:5D
R221
0
BUS_CLK_50MHz
003:2D
R232
10M
NC
TDM1_DX_DSP
004:2D
TDM1_DR_DSP
004:2D
GP_D[0-7]
004:1A;005:
CN201
10
CN201
6
CN201
2
CN201
40
CN201
31
CN201
39
CN201
25
CN201
26
CN201
5
CN201
4
CN201
13
CN201
33
CN201
27
CN201
17
CN201
9
CN201
28
CN201
7
CN201
21
CN201
19
CN201
3
CN201
20
CN201
38
CN201
11
CN201
52901-0474
@NC
1
CN201
30
CN201
12
CN201
15
CN201
32
CN201
24
CN201
34
CN201
16
CN201
37
CN201
14
CN201
22
CN201
8
CN201
23
CN201
35
CN201
18
CN201
36
CN201
29
R284
10k
FPGA_DONE
003:2D
PMIC_nPOR
003:2E;006:6E
IC206
EM643FV16FU-55LF
NC
1
A4
2
A3
42
A7
43
A6
3
A2
44
A5
4
A1
41
*OE
5
A0
40
*UB
6
*CS
39
*LB
7
DQ0
38
DQ15
8
DQ1
37
DQ14
9
DQ2
36
DQ13
10
DQ3
35
DQ12
11
VCC1
34
VSS2
12
VSS1
33
VCC2
13
DQ4
32
DQ11
14
DQ5
31
DQ10
15
DQ6
30
DQ9
16
DQ7
29
DQ8
17
*WE
28
NC
18
A17
27
A8
19
A16
26
A9
20
A15
25
A10
21
A14
24
A11
22
A13
23
A12
L2SW_CLK_25MHz
006:5F
R285
10
NC
IC203
TC58NVG1S3HTAI0B4H
1
NC1
2
NC2
46
NC27
47
NC28
3
NC3
48
NC29
4
NC4
45
NC26
5
NC5
44
I/O8
6
NC6
43
I/O7
7
RY/*BY
42
I/O6
8
*RE
41
I/O5
9
*CE
40
NC25
10
NC7
39
NC24
11
NC8
38
NC23
12
VCC1
37
VCC2
13
VSS1
36
VSS2
14
NC9
35
NC22
15
NC10
34
NC21
16
CLE
33
NC20
17
ALE
32
I/O4
18
*WE
31
I/O3
19
*WP
30
I/O2
20
NC11
29
I/O1
21
NC12
28
NC19
22
NC13
27
NC18
23
NC14
26
NC17
24
NC15
25
NC16
IC101
AM3352BZCZ30
R1
GPMC_A0
R2
GPMC_A1
R3
GPMC_A2
R4
GPMC_A3
T1
GPMC_A4
T2
GPMC_A5
T3
GPMC_A6
T4
GPMC_A7
U5
GPMC_A8
R5
GPMC_A9
V5
GPMC_A10
R6
GPMC_A11
U1
GPMC_A12
U2
GPMC_A13
U3
GPMC_A14
U4
GPMC_A15
R13
GPMC_A16
V14
GPMC_A17
U14
GPMC_A18
T14
GPMC_A19
R14
GPMC_A20
V15
GPMC_A21
V6
*GPMC_CS0
U9
*GPMC_CS1
V9
*GPMC_CS2
T13
*GPMC_CS3
U18
*GPMC_BE1
T7
*GPMC_OE_RE
U6
*GPMC_WE
U17
*GPMC_WP
R7
*GPMC_ADV_ALE
T6
*GPMC_BE0_CLE
U13
GPMC_AD15
V13
GPMC_AD14
R12
GPMC_AD13
T12
GPMC_AD12
U12
GPMC_AD11
T11
GPMC_AD10
T10
GPMC_AD9
U10
GPMC_AD8
T9
GPMC_AD7
R9
GPMC_AD6
V8
GPMC_AD5
U8
GPMC_AD4
T8
GPMC_AD3
R8
GPMC_AD2
V7
GPMC_AD1
U7
GPMC_AD0
T17
GPMC_WAIT0
V12
GPMC_CLK
R230
0
NC
DG
CL_RXD
CL_TXD
R291
10k
R286
10k
1
2
3
4
5
6
7
8
+3.3VD
nCS_SRAM
004:2C
R287
10k
R288
10k
+3.3VD
R290
10k
NCS1_I
004:4C
NCS2_I
004:4C
NWAIT_O
004:4C
R289
10k
+3.3VD
+3.3VD
DG
LAN_RX_XM1
B40
DATA[2]
nHALT(reserved)
DG
DG
DG
LAN_RX_XP1
The PIN name is a name seen from CPU side.
DG
AD[5]
TDM0_FS_DSP
nCS_DSP[1]
LAN_TX_XM1
DG
AD[6]
DG
AD[3]
DSP_nRST
AD[4]
DATA[7]
TDM0_DR_DSP
DATA[10]
DG
(TDM1_CK)
+15V
DG
CARD_ID[2]
TDM0_DX_DSP
DATA[11]
DG
AD[2]
LAN_TX_XP1
DATA[13]
DG
nINT_DSP0
nCS_DSP[0]
nRST_PORT_PHY
A1
DATA[14]
TDM1_DX_DSP
AD[7]
DG
DSP_CON_No.
+3.3VA
DATA[12]
nINT_DSP1
DATA[8]
CARD_ID[4]
nBE[1]
DATA[15]
DATA[9]
TDM0_CK_DSP
DG
CARD_ID_nOE
(TDM1_FS)
nPRESNT
(DG)
DG
DG
nWE
DATA[6]
CARD_ID[3]
DG
CARD_ID[5]
TDM1_DR_DSP
N.C.
N.C.
CARD_ID[0]
DG
DATA[0]
CARD_ID[6]
B_CLK_66M
A40
DG
DG
B1
nBE[0]
DATA[4]
DATA[1]
+15V
DATA[5]
DATA[3]
AD[1]
CARD_ID[1]
DG
nRD
(No use)
CPU Cortex-A8
DSP CONNECTOR
NC
NC
(No use)
AUDATA3
JTAG_TCK
+3.3VD
TDO
DG
TDI
DG
nCONFIG
nASEBRK
 /BRKACK
MPMD
AUDSYNC
DG
TCK
JTAG_+2.5VD(nCS)
AUDATA1
N.C.
ASDI
AUDCK
HARD_nRESET_SW
nTRST
FPGA_nRESET(DATA)
RXD
AUDATA2
TMS
DG
JTAG_TMS
AUDATA0
+3.3VD
TXD
N.C.
nCE
DG
N.C.
DG
CONF_DONE
nRESET
DG
JTAG_TDO
DCLK
N.C.
DG
+3.3VD
JTAG_TDI
+3.3VD
nSRST
ICE CONNECTOR
nWR
nCS
D0
D1
D2
D3
D4
D5
D6
D7
A0
A1
A2
N.C.
N.C.
N.C.
confidential
GPMC_WAIT1
SRAM 512MB
NAND 
  256MB
KX-NS520 CPU BOARD No.2
31
2.4.3.
No.3
G
R
C
E
B
A
D
F
3
6
4
2
5
8
7
CPU_nTRST
002:2B
R343
22
+3.3VD
R304
10k
FPGA_nRST
004:1B;006:3E
R314
10k
BAT_ALM_n
002:5F
R340
22
R313
10k
NC
DG
R322
10
C336
1u
16
GP_A[23]
005:3C
R317
10k
R338
100k
R335
47k
R344
22
nINT_DSP
004:1D
CPU_TDO
002:2B
+3.3VD
R341
22
+3.3VD
DG
+3.3VD
R310
10k
CPU_nSRST
002:2B
R334
47k
R332
47k
AC_ALM
005:8D
RMT_SERIAL_TXD
004:7B
+3.3VD
R339
22
R345
22
nINT_FGPA1
004:1E
R309
10k
DEBUG_SERIAL_TXD
002:2B
RMT_SERIAL_RXD
004:7B
DEBUG_SERIAL_RXD
002:2B
DC_ALM
005:6D
FPGA_nSTATUS
002:3B
R307
10k
R330
47k
R333
47k
FPGA_DONE
002:3B
R342
22
nINT_FGPA0
004:1E
FPGA_nCONFIG
002:3B
CPU_TDI
002:2B
R321
10
R331
47k
CPU_TCK
002:2B
GP_A[22]
005:3C
R337
100k
+3.3VD
R316
10k
RMT_SERIAL_RTS
004:7B
RMT_SERIAL_CTS
004:5D
CPU_TMS
002:2B
R346
22
CN301
SCDAAA0201
7
7
8
8
5
5
4
4
3
3
2
2
1
1
9
9
15
16
14
13
6
COM/VSS
10
CD
11
COM
12
WP
SD_WP
003:2D
X301
KPH-2082
24M
R315
0
R318
0
NC
DG
DG
nRESET_L2SW
004:5D
DG
DG
LAN_TX_XP_DSP
002:8B
LAN_TX_XM_DSP
002:8B
LAN_RX_XM_DSP
002:8B
LAN_RX_XP_DSP
002:8B
DG
R326
4.7k
NC
R324
10k
+3.3VD
R323
1k
NC
+3.3VD
R327
4.7k
NC
1
2
3
4
5
6
7
8
DG
+3.3VD
+3.3VD
+3.3VD
C314
10u
10
NC
C315
0.1u
16
NC
DG
C316
0.1u
16
NC
C313
0.1u
16
NC
C310
0.1u
16
NC
C309
0.1u
16
NC
C311
0.1u
16
NC
C312
10u
10
NC
C317
0.1u
16
NC
C319
0.1u
16
NC
C307
0.1u
16
NC
C308
10u
10
NC
D303
SML-A12M8TT86N
NC
R348
49.9
NC
R347
49.9
NC
DG
C326
0.01u
50
NC
R349
49.9
NC
R350
49.9
NC
DG
C327
0.01u
50
NC
C329
0.01u
50
NC
C334
0.01u
50
NC
C328
0.1u
16
NC
C333
0.1u
16
NC
C335
1000p
50
NC
C332
1000p
50
NC
DG
C340
0.047u100
NC
C339
100
NC
0.047u
C343
100p
2000
NC
C341
0.047u100
NC
C342
0.047u100
NC
FG
C325
0.1u
16
NC
DG
C323
0.1u
16
NC
DG
+1.8V_LAN
+1.2V_LAN
DG
C337
0.1u
16
NC
C338
0.1u
16
NC
I2C_SDA
006:5D
I2C_SCL
006:5D
R319
1k
R320
1k
+3.3VD
SHUTDOWN
004:1B
PMIC_POWER_EN
006:5D
PMIC_RTC_nPOR
006:6E
PMIC_nPOR
002:4C;006:6E
DG
+3.3VA_FROM_DSP
DG
DG
+3.3VD
+3.3VD
DG
DG
R305
10k
R303
10k
+3.3VD
IC301
SN74LVC1G08DCKR
1
A
2
B
3
GND
4
Y
5
VCC
IC302
SN74LVC1G08DCKR
1
A
2
B
3
GND
4
Y
5
VCC
C303
0.1u
16
C304
0.1u
16
+3.3VD
R308
10k
R306
10k
DG
D301
11-22SDRUVGC/S366/TR8
3
4
1
2
STATUS_LED_G
004:1B
STATUS_LED_R
004:1B
DG
FG
+3.3VD
C302
0.1u
50
NC
C301
0.1u
16
NC
R302
1k
R301
33
R369
10k
DG
SD_WP
003:6C
R370
4.7k
NC
R371
4.7k
NC
DG
C347
1u
16
DG
R368
10k
+3.3VD
R361
10k
DG
R362
0
R366
NC
DG
CL301
R367
0
IC305
S-35390A-I8T1G
NC
1
*INT1
2
XOUT
6
SCL
7
SDA
3
XIN
8
VDD
4
VSS
5
*INT2
X303
32.768k
NC
2
3
4
1
C344
22p
50
NC
C345
22p
50
NC
DG
+3.3VD_B
R356
1k
NC
C346
0.1u
16
NC
CL302
BUS_CLK_50MHz
002:3E
R360
10
R357
10k
R358
10k
DG
R363
0
R365
0
R364
0
TDM0_DR_CPU
004:2E
TDM0_CK_CPU
004:2E
TDM0_FS_CPU
004:2E
TDM0_DX_CPU
004:2E
TDM0_HCK_CPU
004:2E
FG
DG
D304
LXES15AAA1-017
NC
D307
NC
D306
LXES15AAA1-017
NC
D305
LXES15AAA1-017
NC
R388
0
NC
C348
0.1u
16
DG
+1.8V_VPLL
R389
10k
R390
10k
DG
R391
49.9
NC
R392
49.9
NC
DG
C349
0.01u
50
NC
C350
0.01u
50
NC
R394
49.9
NC
R393
49.9
NC
DG
RTC_nINT1
TP_CLK_50MHz
RXD
R395
10k
R396
10k
R397
10k
NC
+3.3VD
R354
75
NC
R351
75
NC
R352
75
NC
R355
75
NC
R336
4.99k
1
NC
R372
10k
+3.3VD
R329
10k
R373
10k
DG
R374
1k
NC
C351
470p
50
NC
R325
100
NC
R375
0
NC
R377
0
RXD_1
TXD_1
R378
100
R379
100
T302
H1601CG
NC
1
8
6
2
3
16
7
14
11
9
15
4
10
13
12
5
T301
H1601CG
NC
1
8
6
2
3
16
7
14
11
9
15
4
10
13
12
5
TP_DG7
DG
C305
8p
50
C306
7p
50
+3.3VD
L2SW_CLK_BUF_25MHz_IN
003:7E
TP_+1.8V_LAN
TP_+1.2V_LAN
TP_CLKOUT1
IC303
88E6020-A1-NNC2C000
NC
1
EE_DOUT/C3_LED
2
VDD_CORE1
17
P6_COL/GPIO5
3
XTAL_IN
4
XTAL_OUT
5
AVDD
6
IREF
7
P0_RXP
8
P0_RXN
18
P6_CRS/GPIO4
19
P6_OUTD3/P6_MODE3
20
P6_OUTD2/P6_MODE2
21
P6_OUTD1/P6_OD1/P6_MODE1
22
P6_OUTD0/P6_OD0/P6_MODE0
23
P6_VDDO
24
P6_OUTCLK/P6_REFCLK
35
VDD18_IN
36
VDD_CORE_OUT_IN
37
*RESET
65
VSS2
9
P0_AVDD
10
P0_TXP
11
P0_TXN
12
P1_TXN
13
P1_TXP
14
P1_AVDD
15
P1_RXN
16
P1_RXP
25
P6_OUTEN/P6_OCTL/P6_SEL
26
P6_INCLK
27
P6_IND3/GPIO7
28
P6_IND2/GPIO6
29
P6_IND1/P6_ID1
30
P6_IND0/P6_ID0
31
P6_INDV/P6_ICTL
32
VDD_CORE2
38
VSS1
39
MDC_CPU
40
MDIO_CPU
41
*INT
42
P5_COL/GPIO1/SDET
43
P5_CRS/GPIO0
44
P5_OUTD3/P5_MODE3
45
P5_OUTD2/P5_MODE2
46
P5_OUTD1/P5_OD1/P5_MODE1
47
P5_OUTD0/P5_OD0/P5_MODE0
48
P5_VDDO
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
33
VDD33
34
VDD18_OUT
SW301
SK-12D26-G6.5NS
NC
1
2
3
4
5
R359
10
CLK_24MHz
004:1A
IC101
AM3352BZCZ30
I-AM3352ZCZ60-3
B18
*NMI
A10
*RESETIN_OUT
B10
*TRST
B6
AIN0
C7
AIN1
B7
AIN2
A7
AIN3
C8
AIN4
B8
AIN5
A8
AIN6
C9
AIN7
C10
CAP_VBB_MPU
C14
EMU0
B14
EMU1
B4
ENZ_KALDO_1P8V
C5
EXT_WAKEUP
V4
GPIO0_10
T5
GPIO0_11
A15
GPIO0_19
D14
GPIO0_20
C18
GPIO0_7
U15
GPIO1_22
T15
GPIO1_23
V16
GPIO1_24
U16
GPIO1_25
T16
GPIO1_26
V17
GPIO1_27
E18
GPIO1_8
E17
GPIO1_9
L17
GPIO2_18
L16
GPIO2_19
H16
GPIO3_0
T18
USB1_VBUS
P17
USB1_ID
F15
USB1_DRVVBUS
R17
USB1_DP
R18
USB1_DM
P18
USB1_CE
P15
USB0_VBUS
P16
USB0_ID
F16
USB0_DRVVBUS
N17
USB0_DP
N18
USB0_DM
M15
USB0_CE
K15
UART4_TXD
J18
UART4_RXD
D15
UART1_TXD
D16
UART1_RXD
L18
GPIO3_10
J17
GPIO3_4
K18
GPIO3_9
C16
I2C0_SCL
C17
I2C0_SDA
B12
MCASP0_ACLKR
A13
MCASP0_ACLKX
C12
MCASP0_AHCLKR
A14
MCASP0_AHCLKX
D12
MCASP0_AXR0
D13
MCASP0_AXR1
C13
MCASP0_FSR
B13
MCASP0_FSX
V10
OSC0_IN
U11
OSC0_OUT
A6
OSC1_IN
A4
OSC1_OUT
C6
PMIC_POWER_EN
B15
PORZ
B5
RTC_PORZ
A12
TCK
B11
TDI
A11
TDO
C11
TMS
A3
TESTOUT
A9
VREFN
B9
VREFP
E16
UART0_TXD
E15
UART0_RXD
V3
*UART4_RTS
V2
*UART4_CTS
D17
*UART1_RTS
D18
*UART1_CTS
A17
SPI0_SCLK
B16
SPI0_D1
B17
SPI0_D0
C15
SPI0_CS1
A16
SPI0_CS0
F17
MMC0_DAT3
F18
MMC0_DAT2
G15
MMC0_DAT1
G16
MMC0_DAT0
G18
MMC0_CMD
G17
MMC0_CLK
J16
RMII1_TXEN
K16
RMII1_TXD1
K17
RMII1_TXD0
J15
RMII1_RXERR
L15
RMII1_RXD1
M16
RMII1_RXD0
H18
RMII1_REF_CLK
H17
RMII1_CRS_DV
M17
MDIO
M18
MDC
C322
0.1u
16
K
C324
0.47u
6.3
K
R312
470
R311
100
R353
100
NC
nCST
nRTS
TXD
FG
*JK301
NC
1
2
3
4
5
6
7
8
9
10
SLAVE_TRANS_RXD1_N
007:5D
SLAVE_TRANS_RXD1_P
007:5D
SLAVE_TRANS_RXD0_N
007:5D
SLAVE_TRANS_RXD0_P
007:5E
SLAVE_TRANS_TXD0_N
007:5D
SLAVE_TRANS_TXD0_P
007:5E
SLAVE_TRANS_TXD1_P
007:5E
SLAVE_TRANS_TXD1_N
007:5E
FG
R398
0
NC
DG
R387
0
NC
R386
0
NC
R900
0
R901
0
NC
R903
0
NC
R902
0
+3.3VD
R905
0
CPU_LED_R
004:6B
CPU_LED_G
004:6C
R906
10k
R904
0
R907
10k
C353
18p
50
NC
L2SW_CLK_BUF_25MHz_OUT
003:6B
DG
R913
0
NC
L2SW_CLK_BUF_25MHz
006:5F
L2SW_CLK_BUF_25MHz_IN
003:6B
R912
0
R914
0
NC
C352
18p
50
NC
X304
25M
NC
L2SW_CLK_BUF_25MHz_OUT
003:7E
A[22]
A[23]
clkout1
clkout2
EMU4 MMC0_CD
P5 single RMII PHY MODE :1011
LINK/ACT GREEN LED
NC
NC
NC
NC
NC
NC
NC
NC
LAN
USB
SD
confidential
INITIAL_SW
nINT_RTC
STATUS_LED_G
STATUS_LED_R
SYSTEM LED
STATUS_LED_G
STATUS_LED_R
Initialize
SW
initial
normal
               
       
               
       
(PORT1)
PORT0
(PORT5)
MMC0_WP
GPIO0[05]
GPIO0[04]
GPIO0[03]
GPIO0[02]
CPU Cortex-A8
SYSBOOT:15,14=01=14MHz
RTC
SD_nCD
INTER PU
INTER PU
INTER PU
INTER PU
INTER PD
INTER PU
INTER PU
INTER PD
INTER PU
INTER PU
INTER PU
INTER PU
INTER PU
INTER PU
INTER PU
INTER PU
INTER PU
INTER PU
INTER PD
INTER PD
49
P5_OUTCLK/P5_REFCLK
50
P5_OUTEN/P5_OCTL/P5_SEL
51
P5_INCLK
52
P5_IND3/GPIO3
53
P5_IND2/GPIO2
54
P5_IND1/P5_ID1
55
P5_IND0/P5_ID0
56
P5_INDV/P5_ICTL
57
VDD_CORE3
58
R0_LED/ADDR4
59
R1_LED/NO_CPU
60
R2_LED
61
EE_DIN/C0_LED/EEE
62
EE_VDDO
63
EE_CLK/C1_LED/FLOW
64
EE_CS/C2_LED/EE_WE
KX-NS520 CPU BOARD No.3
32
2.4.4.
No.4
G
R
C
E
B
A
D
F
3
6
4
2
5
8
7
GP_D[1]
GP_D[0]
GP_D[2]
GP_D[3]
GP_D[4]
GP_D[5]
GP_D[6]
GP_D[7]
+3.3VD
R415
33
NC
R405
33
NC
R412
33
NC
R403
33
NC
C402
0.1u
16
NC
R401
33
NC
R413
33
NC
R408
33
NC
R406
33
NC
R410
33
NC
C403
0.1u
16
NC
R416
33
NC
R411
33
NC
R414
33
NC
RMT_SERIAL_CTS
003:4D
DG
RMT_SERIAL_RXD
003:4D
R409
33
NC
R402
33
NC
RMT_SERIAL_RTS
003:4D
R407
33
NC
R417
33
NC
RMT_SERIAL_TXD
003:4D
R404
33
NC
R418
33
NC
TDM0_DX_DSP
002:8B
TDM0_FS_DSP
002:8B
TDM0_CK_DSP
002:8B
TDM0_DR_DSP
002:8B
nINT_DSP
003:2D
nINT_FGPA0
003:2D
nINT_FGPA1
003:2D
CN402
28
CN402
8
CN402
DF15(6.2)-30DP-0.65V(56)
NC
1
CN402
22
CN402
27
CN402
12
CN402
26
CN402
30
CN402
23
CN402
5
CN402
4
CN402
14
CN402
7
CN402
2
CN402
3
CN402
18
CN402
16
CN402
11
CN402
15
CN402
9
CN402
20
CN402
24
CN402
6
CN402
13
CN402
29
CN402
10
CN402
21
CN402
17
CN402
19
CN402
25
IC403
TC7WZU04FK(TE85L,F
1
1A
2
3Y
6
3A
7
1Y
3
2A
8
VCC
4
GND
5
2Y
DG
DG
+3.3VD
R430
47
C408
0.1u
16
TP_CLK_16.384MHz
C410
0.1u
16
DG
IC402
TC74LCX245FT(EKJ)
1
DIR
2
A1
18
B1
19
*OE
3
A2
20
VCC
4
A3
17
B2
5
A4
16
B3
6
A5
15
B4
7
A6
14
B5
8
A7
13
B6
9
A8
12
B7
10
GND
11
B8
DG
+3.3VD
nRESET_L2SW
003:3B
nRESET_BASE
005:8D
R425
10k
+3.3VD
nRESET_DSP_PHY
002:6D
nRESET_DSP
002:8C
R427
10k
R428
10k
NC
R429
10k
R431
10k
DG
R426
10k
DG
TDM0_DR_CPU
003:3E
TDM0_FS_CPU
003:3E
TDM0_DX_CPU
003:3E
TDM0_CK_CPU
003:3E
TDM0_HCK_CPU
003:3E
R433
10k
NC
R434
10k
NC
+3.3VD
+3.3VD
R420
10k
R421
1k
R422
1k
R423
10k
TDM1_DR_DSP
002:8D
TDM1_DX_DSP
002:8E
R440
47
D401
11-22SDRUVGC/S366/TR8
NC
3
4
1
2
DG
R456
1k
R471
2.7k
R472
1M
X451
16.384M
*R436
0
@NC
*R438
0
@NC
*R437
0
@NC
*R439
0
NC
C471
15p
50
C472
12p
50
R441
100
NC
R442
470
NC
STATUS_LED_G
003:1A
R497
10k
R495
10k
SHUTDOWN
003:2D
+3.3VD
NRST_EXT_O0
004:4C
nOE_RST
004:4C
R498
10k
DG
DG
FPGA_nRST
003:2D;006:3E
R1000
10k
STATUS_LED_R
003:1B
R496
10k
R499
10k
CLK_24MHz
003:2D
nOE_RST
004:1B
NRST_EXT_O0
004:1B
R485
10k
R483
10k
R486
10k
R487
10k
R488
10k
R489
10k
+3.3VD
R47510k
4
5
R47510k
2
7
R475
   10k
3
6
R475
10k
1
8
R484
10k
R479
10k
R480
10k
R481
10k
R482
10k
R1004
10k
R1002
10k
R1005
10k
nCS_SRAM
002:4D
R1003
10k
R1006
10k
DG
DG
R1007
10k
R1001
10k
NCS1_I
002:4C
nRD
002:8E;005:3F
nWE
002:8E;005:3E
NWAIT_O
002:4C
NCS2_I
002:4C
GP_D[0-7]
002:8F;005:3B
R1015
10k
R1010
10k
SLAVE_LVDS_RXD0
007:6C
R1008
10k
DG
DG
DG
R1012
10k
SLAVE_LVDS_RXD1
007:6B
R1009
10k
R1014
10k
R1011
10k
R1013
10k
R1019
10k
DG
R1016
10k
CPU_LED_R
003:2B
R1017
10k
CPU_LED_G
003:2B
R1018
10k
DG
R1021
10k
R473
270
L402
L401
R474
270
SLAVE_LVDS_TXD0
007:6B
SLAVE_LVDS_TXD1
007:6B
IC251
A16
CK24M
B5
HWCLK9
A20
FSYNC9
B6
UHW_DSP0
A10
DHW_DSP0
B7
UHW_DSP1
A11
DHW_DSP1
B8
NRST_EXT_O2
A12
NRST_EXT_O3
A9
NRST_EXT_O4
A13
NRST_EXT_O0
A14
NRST_EXT_O1
A15
nOE_RST
B10
NIRQ_EXT_I2
B17
SHUT_STT_I
B12
NIRQ_O2
B11
NIRQ_O0
B15
NIRQ_O1
A19
NRST_I
A21
LED_O0
B21
LED_O2
A22
LED_O3
B19
LED_O1
B14
GPIO0_1
B20
GPIO0_0
B23
HWCLK7
B26
DHW_CPU
A26
UHW_CPU
B29
FSYNC7
IC251
A3
DSPID_I3
B3
DSPID_I2
A87
DSPID_I1
A88
DSPID_I0
A2
NCS_DSP_O1
B2
NCS_DSP_O0
B1
NIRQ_EXT_I3
B84
NIRQ_EXT_I4
A1
LD_IO1
A7
NCS_SRM_O
A8
LD_IO0
A5
CK50M
IC251
B82
LD_IO2
A84
LD_IO3
A85
LD_IO4
A86
LD_IO5
A79
LD_IO6
B83
LD_IO7
A81
NCS1_I
B79
NCS2_I
A80
NWAIT_O
B80
NRD_I
A83
NWR_I
IC251
B42
STS_LEDR
A41
GPIO1_0
B40
FSYNC8
B36
GPIO1_1
A46
RMTDET_I
A42
HWCLK8
B41
STS_LEDG
B33
DHW_RMT
A33
UHW_RMT
IC251
A23
EXPID_I0
B22
EXPID_I1
B24
MC_UHW_I1
A31
MC_UHW_I3
A30
NETREF_I3
B28
NETREF_I4
B27
MC_DHW_O2
B31
MC_DHW_O3
A25
MC_UHW_I0
A24
MC_UHW_I2
A27
NETREF_I1
B32
NETREF_I2
A32
MC_DHW_O0
A28
MC_DHW_O1
A29
MC_FH_O
IC251
B70
MOH_nCS_O
A74
MOH_DI
A75
MOH_nWP_O
A73
MOH_DO
B72
MOH_SCK_O
A76
MOH_nRST_O
B78
CARDID_I0
A82
CARDID_I1
B75
CARDID_I2
B77
CARDID_I3
B74
CK16M_I
C411
1000p
DG
R1022
10k
R1023
10k
R1024
10k
R1025
10k
+3.3VD
R1026
10k
DCLK_RMT
DSR_RMT
RMT_nRESET
SOFT
RTS_RMT
CTS_RMT
LUHW[0]
DG
CH_SEL[2]
RXD_RMT
DIN_RMT
GAIN0
+5VD
LHW_CLK[0]
DG
AG
AG
DOUT_RMT
AG
DG
GAIN1
+3.3VD
DG
Mu/nA
LDHW[0]
TXD_RMT
+3.3VD
C_CS[0]
RMT_PRESNT
DG
DG
RMT_CONNECTOR
confidential
SYSCLK
CPU_CARD_ID
RESET_BUFFER
RMT_SERIAL_CTS
MPR(NS520)
0001
MPR(NS320)
0010
MPR(NS720)
0011
MASTER_LED_G
MASTER_LED_R
MASTER LED
The PIN name is a name seen from CPU side.
ASIC
1
11
1
1
1
1
KX-NS520 CPU BOARD No.4
Page of 110
Display

Click on the first or last page to see other KX-NS500 / KX-NS520 / KX-NS500RU / KX-NS520RU (serv.man2) service manuals if exist.