DOWNLOAD Panasonic KX-NS1000UC (serv.man6) Service Manual ↓ Size: 3.82 MB | Pages: 127 in PDF or view online for FREE

Model
KX-NS1000UC (serv.man6)
Pages
127
Size
3.82 MB
Type
PDF
Document
Service Manual
Brand
Device
PBX / PURE IP-PBX
File
kx-ns1000uc-sm6.pdf
Date
PREV: Panasonic UB-8325-G Service Manual / Supplement

Panasonic KX-NS1000UC (serv.man6) Service Manual ▷ View online

81
KX-NS1000UC
(2)
(3)
(5)
(7)
(9)
(10)
(11)
(12)
(14)
(15)
(4)
(6)
(8)
(13)
(a)
(b)
(c)
(d)
(f)
(h)
(j)
(m)
(p)
(q)
(r)
(s)
(t)
(e)
(g)
(i)
(k)
(n)
KX-NS1000
8&
 Main BOARD No.3 2/4
2/4
G
R
G
R
8
7
11
10
9
12
C
B
A
D
EXP_D[3]
EXP_D[4]
EXP_D[5]
EXP_D[6]
EXP_D[7]
EXP_D[8]
EXP_D[9]
DPH_GPIO_FPGA[0-6]
DSP_GPIO_FPGA[0-1]
FAX_GPIO_FPGA[0]
FAX_GPIO_FPGA[1]
FAX_GPIO_FPGA[2]
STATUS_LED_R_FPGA
STATUS_LED_G_FPGA
STATUS_LED_RED
STATUS_LED_GREEN
LINE_HWSYNC0_FPGA
LINE_HWSYNC1_FPGA
LINE_HWSYNC2_FPGA
LINE_HWSYNC3_FPGA
MOH_HWSYNC_FPGA
DPH_HWSYNC_FPGA
FAX_HWSYNC_FPGA
FAX_GPIO_FPGA[0-3]
DSP_GPIO_FPGA[1]
FAX_GPIO_FPGA[3]
DSP1_HWSYNC_FPGA
LINE_HWSYNC4_FPGA
DHW_2M_FPGA
DSP1_CARDID_OE_FPGA_n
STATUS_LED_G_CPU
STATUS_LED_R_CPU
STATUS_LED_R_CPU
EXP_CS2_n
CS2_SRAM1_n
CS2_DSP0_n
CS2_DSP1_n
CS2_DSP2_n
CS2_DSP3_n
CPU_HWSYNC_FPGA
NET_LED_G_FPGA
NET_LED_R_FPGA
DSP_GPIO_FPGA[0]
DSP_GPIO_FPGA[1]
FAX_GPIO_FPGA[1]
FAX_GPIO_FPGA[0]
FAX_GPIO_FPGA[2]
FAX_GPIO_FPGA[3]
DPH_GPIO_FPGA[0]
DPH_GPIO_FPGA[1]
DPH_GPIO_FPGA[2]
DPH_GPIO_FPGA[3]
DPH_GPIO_FPGA[4]
DPH_GPIO_FPGA[5]
DPH_GPIO_FPGA[6]
UHW_2M_FPGA
USB_RST_FPGA_n
DPH_RST_FPGA_n
DSP0_RST_FPGA_n
L2SW_RST_FPGA_n
DSP1_RST_FPGA_n
FAX_RST_FPGA_n
DSP0_HWSYNC_FPGA
BAT_LED_n
R381
33
FAX_RST_FPGA_n
008:5D
DPH_GPIO_FPGA[0-6]
007:2B
FAX_GPIO_FPGA[0-3]
008:2C
IC303
1
A
2
B
3
GND
4
Y
5
VCC
+3.3VD
R403
10k
R406
10k
+3.3VD
+3.3VD
DG
DG
C305
0.1u 16
DG
DG
C306 0.1u
16
DG
+3.3VD
R404
10k
+3.3VD
DG
DG
DSP1_CARDID_OE_FPGA_n
007:5D
DSP1_RST_FPGA_n
007:8D
+3.3VD
R402
10k
LINE_GPIO_FPGA[0-11]
008:2B
nLINE_RST_FPGA[0-4]
008:2H
FAX_CARDID_OE_FPGA_n
008:5D
CPU_HWSYNC_FPGA
005:1B
LINE_HWSYNC0_FPGA
008:8C
LINE_HWSYNC1_FPGA
008:8C
LINE_HWSYNC2_FPGA
008:8C
LINE_HWSYNC3_FPGA
008:8C
DSP0_HWSYNC_FPGA
007:5C
DPH_HWSYNC_FPGA
007:11D
R386
33
FAX_HWSYNC_FPGA
008:2C
R380
33
DSP_GPIO_FPGA[0-1]
007:2B
DSP1_HWSYNC_FPGA
007:8C
LINE_HWSYNC4_FPGA
008:8D
R400
10k
R382
33
+3.3VD
UHW_2M_FPGA
008:2C
DHW_2M_FPGA
008:2C
IC304
1
A
2
B
3
GND
4
Y
5
VCC
BAT_ALM_n
009:11D
STATUS_LED_G_CPU
005:1B
STATUS_LED_R_CPU
002:2F
+3.3VD
R408
10k
EXP_CS2_n
002:11H
R387
33
CS2_SRAM1_n
002:11G
R389
33
R383
33
R384
33
R385
33
CS2_DSP0_n
007:5E
CS2_DSP1_n
007:2E
CS2_DSP2_n
007:7E
CS2_DSP3_n
007:5E
+3.3VD
MOH_HWSYNC_FPGA
006:2B
L2SW_RST_FPGA_n
004:2A
DSP0_RST_FPGA_n
007:5D
USB_RST_FPGA_n
005:1B
R434
0
R439
10k
R440
10k
+3.3VD
R399 10k
1
2
3
4
5
6
7
8
+3.3VD
R407 10k
1
2
3
4
5
6
7
8
R426
1k
R427
1k
R429
1k
R432
1k
R435
1k
R438
1k
DG
DG
Q301
Q302
D300
3
4
1
2
D302
3
4
1
2
R393
10k
+3.3VD
CS2_SRAM2_n
008:11G
R388
33
CL313
D301
BUF_OE_FPGA_n
002:2E
+3.3VD
R405 1k
1
2
3
4
5
6
7
8
DG
R394
1k
R396
1k
DG
R354
1k
DG
R425 470
R436
470
R442 470
R423
100
R441
100
SYSTEM LED
4.7k
4.7k
4.7k
4.7k
82
KX-NS1000UC
(u)
(1)
(v)
(w)
(x)
(y)
(A)
(B)
(C)
(D)
(E)
(F)
(G)
(H)
(z)
KX-NS1000
8&
 Main BOARD No.3 3/4
3/4
E
F
G
H
34
2
1
6
5
nLINE_RST_FPGA[0-4]
LINE_GPIO_FPGA[0]
LINE_GPIO_FPGA[3]
LINE_GPIO_FPGA[5]
LINE_GPIO_FPGA[6]
LINE_GPIO_FPGA[7]
LINE_GPIO_FPGA[8]
DPH_GPIO_FPGA[1]
DPH_GPIO_FPGA[3]
DPH_GPIO_FPGA[4]
CODEC_DOUT_FPGA
CODEC_CLK_FPGA
SLIC_DCLK_FPGA
SLIC_DOUT_FPGA
SLIC_CS_FPGA
LINE_GPIO_FPGA[0-11]
LINE_WE_n
CODEC_DIN_FPGA
SLIC_DIN_FPGA
AC_ALM_n
CF_CD2_n
DSP0_INT_FPGA_n
DSP1_INT_FPGA_n
nLINE_RST_FPGA[0]
nLINE_RST_FPGA[1]
LINE_GPIO_FPGA[1]
LINE_GPIO_FPGA[2]
LINE_GPIO_FPGA[4]
LINE_INT1_n
LINE_INT0_n
nLINE_RST_FPGA[2]
nLINE_RST_FPGA[3]
nLINE_RST_FPGA[4]
L_NETREF
IC300
IO_L1P_HSWAPEN_0
A3
A4
RESET[0]
C5
GPIO[7]
A5
HWCLK0
D6
GPIO[0]
C6
GPIO[8]
B6
GPIO[6]
A6
RESET[1]
C7
HW_ST2_I
A7
HWCLK1
B8
RESET[2]
A8
CS_LINE
D9
GPIO[3]
C8
HW_ST2_O
C9
HW_ST1_I
A9
SYNC[5]
D7
GPIO[1]
D8
GPIO[2]
D10
GPIO[4]
C10
HW_ST1_O
B10
RESET[3]
A10
SYNC[6]
C11
HW_ST0_I
A11
SYNC[7]
D11
GPIO[5]
C12
HW_ST0_O
B12
RESET[4]
A12
SYNC[8]
C13
NETREF
A13
SYNC[9]
D14
CD_DOUT
C14
CD_DIN
B14
LINEINT[1]
A14
LINEINT[0]
C15
CD_CLK
A15
SL_DCLK
D15
CD_CS0
C16
CD_CS1
NC2
F8
NC3
G8
NC4
F9
NC5
G9
NC6
H10
NC7
E10
NC8
F10
NC9
G11
NC10
H11
NC11
E12
NC12
D12
NC13
H12
NC14
F12
NC15
F13
NC16
D13
NC17
H13
NC18
G13
NC19
E14
NC20
F15
NC21
F14
NC22
H14
VCCO_0_1
B11
VCCO_0_2
B15
VCCO_0_3
B19
VCCO_0_4
B4
VCCO_0_5
B7
VCCO_0_6
E13
VCCO_0_7
E17
VCCO_0_8
E9
VCCO_0_9
G10
VCCO_0_10
G14
B16
SL_DOUT
A16
SL_DIN
C17
GPIO[12]
A17
SL_CS
B18
GPIO[10]
A18
WR_O
E16
COE[5]
D17
GPIO[13]
NC1
E8
FAN_ALM
007:9E
AC_ALM_n
007:9G
LINE_HWCLK0_FPGA
008:8C
LINE_HWCLK1_FPGA
008:8C
DG
R323
33
CS_LINE_n
008:8D
LINE_INT1_n
008:6D
LINE_INT0_n
008:6D
L_NETREF
008:8D
+3.3VD
UHW0_STACK_FPGA
008:6C
R324
33
DHW0_STACK_FPGA
008:6C
UHW1_STACK_FPGA
008:6C
R326
33
DHW1_STACK_FPGA
008:6C
UHW2_STACK_FPGA
008:6C
R329
33
DHW2_STACK_FPGA
008:6C
R332
33
CODEC_DOUT_FPGA
008:8D
CODEC_DIN_FPGA
008:6D
R333
33
R334
33
R335
33
R336
33
R337
33
CODEC_CLK_FPGA
008:8D
CODEC_CS0_FPGA
008:6D
CODEC_CS1_FPGA
008:6D
SLIC_CS_FPGA
008:6C
R338
33
SLIC_DCLK_FPGA
008:8C
SLIC_DOUT_FPGA
008:8C
SLIC_DIN_FPGA
008:6C
R340
10k
+3.3VD
R331
33
R330
33
R328
33
R325
33
R327
33
R321
33
R322
33
LINE_WE_n
008:6D
R339
33
+3.3VD
+3.3VD
R301
10k
R305
10k
R308
10k
R310
10k
CF_CD1_n
008:9B
DSP0_INT_FPGA_n
005:1E
DSP1_INT_FPGA_n
005:1E
+3.3VD
R445
10k
CF_CD2_n
008:9D
R300
1k
R304
1k
R307
1k
R377
2.2k
C303
1000p
50
DG
R413
33
R414
33
R415
33
R416
33
R417
33
DG
C311
100p
50
C312
100p
50
R443
33
R444
33
R453
33
R454
10k
+3.3VD
83
KX-NS1000UC
(2)
(3)
(4)
(5)
(6)
(7)
(9)
(8)
(10)
(11)
(12)
(14)
(15)
(13)
(u)
(w)
(y)
(A)
(B)
(C)
(D)
(E)
(F)
(G)
(H)
(v)
(x)
(z)
KX-NS1000
8&
 Main BOARD No.3 4/4
4/4
E
F
G
H
8
7
11
10
9
12
CARD_ID[0-10]
CARD_ID[8]
LINE_GPIO_FPGA[0-11]
LINE_GPIO_FPGA[9]
LINE_GPIO_FPGA[10]
LINE_GPIO_FPGA[11]
CS2_SRAM0_n
LINE_GPIO_FPGA[1]
LINE_GPIO_FPGA[0]
LINE_GPIO_FPGA[9]
LINE_GPIO_FPGA[8]
LINE_GPIO_FPGA[4]
LINE_GPIO_FPGA[5]
LINE_GPIO_FPGA[3]
LINE_GPIO_FPGA[2]
LINE_GPIO_FPGA[10]
LINE_GPIO_FPGA[11]
nLINE_RST_FPGA[0]
nLINE_RST_FPGA[3]
nLINE_RST_FPGA[2]
nLINE_RST_FPGA[1]
nLINE_RST_FPGA[4]
CF_CD1_n
CARD_ID[0]
CARD_ID[1]
CARD_ID[2]
CARD_ID[3]
CARD_ID[5]
CARD_ID[6]
CARD_ID[7]
CARD_ID[4]
CARD_ID[9]
CARD_ID[10]
CARD_ID[8]
CARD_ID[7]
CARD_ID[5]
CARD_ID[0]
CARD_ID[1]
CARD_ID[2]
CARD_ID[3]
CARD_ID[6]
CARD_ID[4]
CARD_ID[10]
CARD_ID[9]
BUF_D[0]
BUF_D[1]
BUF_D[2]
BUF_D[3]
BUF_D[4]
BUF_D[7]
BUF_D[8]
BUF_D[5]
BUF_D[9]
BUF_D[10]
BUF_D[11]
BUF_D[12]
BUF_D[13]
BUF_D[14]
BUF_D[15]
BUF_D[6]
BUF_D[3]
BUF_D[2]
BUF_D[1]
BUF_D[0]
BUF_D[7]
BUF_D[6]
BUF_D[5]
BUF_D[4]
BUF_D[8]
BUF_D[9]
BUF_D[10]
BUF_D[11]
BUF_D[12]
BUF_D[13]
BUF_D[14]
BUF_D[15]
LINE_GPIO_FPGA[6]
LINE_GPIO_FPGA[7]
IC300
Y2
CS2_SRAM0
Y1
INT_RES1
W3
LED_BATT
W1
INT_RES0
IO_L7P_3
P8
IO_L7N_3
P7
IO_L8P_3
P6
IO_L8N_3
P5
T4
EPG u/A
T3
LED_STR
U4
CARDID[4]
V3
LED_NEG
IO_L11P_3
N6
IO_L11N_3
N7
IO_L23P_3
M7
IO_L23N_3
M8
IO_L24P_3
R4
IO_L24N_3
P4
IO_L25P_3
M6
IO_L25N_3
L6
IO_L26P_3
P3
IO_L26N_3
N4
M5
CARDID[6]
M4
CARDID[3]
V2
CARDID[2]
V1
DTR
U3
LED_NER
U1
RTS
T2
CARDID[1]
T1
DCD
R3
LED_STG
R1
CTS
P2
CARDID[0]
P1
DSR
N3
CADID[8]
N1
WAIT_IN
M2
BATT_ALM
M1
READ_O
VCCO_3_11
W2
VCCO_3_10
U5
VCCO_3_9
R2
VCCO_3_8
N5
VCCO_3_7
L7
VCCO_3_6
L2
VCCO_3_5
J5
VCCO_3_4
G2
VCCO_3_3
F6
VCCO_3_2
F4
VCCO_3_1
C2
B3
CF_INT
A2
COE[1]
IO_L82N_3
E6
IO_L82P_3
E5
IO_L81N_3
C4
IO_L81P_3
D3
IO_L80N_3
F7
IO_L80P_3
G7
B1
MOH[0]
B2
MOH[1]
IO_L59N_3
H8
J7
GPIO[27]
IO_L58N_3
E4
IO_L58P_3
D5
IO_L57N_VREF_3
K8
IO_L57P_3
K7
F5
GPIO[23]
G6
GPIO[21]
C1
MOH[2]
C3
GPIO[22]
D1
MOH[3]
D2
MOH[4]
E1
MOH[5]
E3
BUF_D[8]
F3
BUF_D[7]
G4
CADID[9]
F1
BUF_D[6]
F2
BUF_D[5]
H5
CS3_CF_CS0_n
L3
BUF_D[9]
L1
BUF_D[10]
K2
AC_ALM
K1
BUF_D[11]
J3
BUF_D[12]
J1
BUF_D[13]
M3
BUF_D[14]
L4
CF_DET
H1
BUF_D[2]
G3
BUF_D[3]
G1
BUF_D[4]
H6
CS3_CF_CS1_n
H2
BUF_D[1]
H3
BUF_D[0]
K5
CARDID[5]
K4
FAN_ALM
K3
BUF_D[15]
J4
GPIO[26]
K6
GPIO[28]
J6
CARDID[7]
H4
CADID[10]
CARD_ID[0-10]
008:2B;007:2B
RS232C_DSR_FPGA
005:2G
RS232C_CTS_FPGA
005:2G
RS232C_DCD_FPGA
005:2G
RS232C_RTS_FPGA
005:2G
R411
33
R410
33
RS232C_DTR_FPGA
005:2G
LINE_CARDID_OE_FPGA_n
008:8G
R424
10k
+3.3VD
CF_INT_FPGA_n
008:9C
R409
0
NC
EPG_u_A_FPGA
006:2B
+3.3VD
DPH_CARDID_OE_FPGA_n
007:11C
R422
33
R421
33
R420
33
R433
33
R419
33
R418
33
R430
1k
DG
DG
+3.3VD
C307
0.1u
16
DG
R412
33
CS2_SRAM0_n
002:11G
R395
10k
1
2
3
4
5
6
7
8
+3.3VD
R392
1k
1
2
3
4
6
5
7
8
R391
1k
DG
+3.3VD
R428
10k
R431
10k
R437
10k
+3.3VD
R446 10k
1
2
3
4
5
6
7
8
R447 10k
1
2
3
4
5
6
7
8
R448 10k
1
2
3
4
5
6
7
8
BUF_D[0-15]
008:2B
CS3_CF_CS0_n
008:9C
CS3_CF_CS1_n
008:9C
LINE_RE_n
008:6D
LINE_RDY/nBSY
008:6D
R351
1k
CL308
CL309
CL312
R449 10k
1
2
3
45
6
7
8
R450 10k
1
2
3
45
6
7
8
R451 10k
1
2
3
45
6
7
8
R452
10k
1
2
3
45
6
7
8
+3.3VD
R302
10k
R303
10k
R401
1k
1
2
3
4
5
6
7
8
R353
1k
R352
1k
DG
IC305
1
*CS
2
DO/IO1
6
CLK
7
*HOLD/IO3
3
*WP/IO2
8
VCC
4
GND
5
DI/IO0
R397
33
R398
33
C309
100p
50
DG
C310
100p
50
R390
33
84
KX-NS1000UC
12.1.4.
No.4
(1)
(2)
(3)
(5)
(6)
(4)
(7)
(8)
(10)
(11)
(12)
(13)
(14)
(15)
(16)
(17)
(18)
(19)
(9)
C
E
B
A
D
F
3
4
2
6
5
G
H
RGMII1_TXD[0-3]
GEM_MDC
RGMII1_RXD[3]
RGMII1_RXD[2]
RGMII1_RXD[1]
RGMII1_RXD[0]
RGMII0_TXD[1]
RGMII0_TXD[2]
RGMII0_TXD[3]
RGMII0_RXD[0]
RGMII0_RXD[1]
RGMII0_RXD[2]
RGMII0_RXD[3]
RGMII0_TXD[0]
RGMII0_TXD[1]
RGMII0_TXD[2]
RGMII0_TXD[3]
RGMII0_RXD[3]
RGMII0_RXD[2]
RGMII0_RXD[1]
RGMII0_RXD[0]
RGMII0_TXD[0-3]
RGMII0_TXD[0]
RGMII0_RXD[0-3]
RGMII1_TXD[0]
RGMII1_TXD[1]
RGMII1_TXD[2]
RGMII1_TXD[3]
RGMII1_RXD[0-3]
RGMII0_TX_CTL
RGMII0_TXC
RGMII0_RXC
RGMII0_RX_CTL
RGMII1_TX_CTL
RGMII1_TX_CTL
RGMII1_TXC
RGMII1_TXC
RGMII1_RXC
RGMII1_RXC
RGMII1_RX_CTL
RGMII1_RX_CTL
GEM_MDIO
DG
R500 1k
DG
DG
R520 1k
R501 1k
DG
R505
1k
DG
R517
1k
DG
R521 1k
DG
DG
FG
+3.3VD
R539
0
R540
4.7k
R541
4.7k
R542
NC
+1.8VD
+1.8V_AVDD
DG
DG
R535
4.7k
DG
R534
4.7k
R536
NC
R537
4.7k
R538
NC
L2SW_RST_FPGA_n
003:11B
+2.5VD
+1.0VD_L2CORE
DG
DL500
1
2
3
IC100
V1 GEM_MDC
V2 GEM_MDIO
N2 GMII0_REFCLK/RGMII0_REFCLK/MII0_REFCLK/RMII0_REFCLK
P2 GMII0_TX_CLK/MII0_TX_CLK
P3 GMII0_TX_EN/RGMII0_TXC/MII0_TX_EN/RMII0_TX_EN
P1 GMII0_TX__ER/RGMII0_TX_CTL/MII0_TX_ER
R2 GMII0_TXD0/RGMII0_TXD0/MII0_TXD0/RMII0_TXD0
T1 GMII0_TXD1/RGMII0_TXD1/MII0_TXD1/RMII0_TXD1
T3 GMII0_TXD2/RGMII0_TXD2/MII0_TXD2/RMII0_RX_ER
U2 GMII0_TXD3/RGMII0_TXD3/MII0_TXD3/RMII0_PHY_LINK
R1 GMII0_TXD4
R3 GMII0_TXD5
T2 GMII0_TXD6
U1 GMII0_TXD7
U3 GMII0_GTX_CLK
M3 GMII0_RX_CLK/RGMII0_RXC/MII0_RX_CLK/RMII0_CLK
M1 GMII0_RX_DV/RGMII0_RX_CTL/MII0_RX_DV/RMII0_CRS_DV
J3 GMII0_RXD0/RGMII0_RXD0/MII0_RXD0/RMII0_RXD0
K3 GMII0_RXD1/RGMII0_RXD1/MII0_RXD1/RMII0_RXD1
K1 GMII0_RXD2/RGMII0_RXD2/MII0_RXD2/RMII0_PHY_DPX
L2 GMII0_RXD3/RGMII0_RXD3/MII0_RXD3/RMII0_PHY_SPEED
J2 GMII0_RXD4
K2 GMII0_RXD5
L3 GMII0_RXD6
L1 GMII0_RXD7
M2 GMII0_RX_ER/MII0_RX_ER
N1 GMII0_CRS/MII0_CRS
N3 GMII0_COL/MII0_COL
AA1
GMII1_TXD6
W2
GMII1_TXD7
V3
GMII1_GTX_CLK
AA5
GMII1_RX_CLK/RGMII1_RXC/MII1_RX_CLK/RMII1_CLK
AB4
GMII1_RX_DV/RGMII1_RX_CTL/MII1_RX_DV/RMII1_CRS_DV
AB8
GMII1_RXD0/RGMII1_RXD0/MII1_RXD0/RMII1_RXD0
AA7
GMII1_RXD1/RGMII1_RXD1/MII1_RXD1/RMII1_RXD1
AB6
GMII1_RXD2/RGMII1_RXD2/MII1_RXD2/RMII1_PHY_DPX
Y6
GMII1_RXD3/RGMII1_RXD3/MII1_RXD3/RMII1_PHY_SPEED
Y7
GMII1_RXD4
AB7
GMII1_RXD5
AA6
GMII1_RXD6
AB5
GMII1_RXD7
Y5
GMII1_RX_ER/MII1_RX_ER
Y4
GMII1_REFCLK/RGMII1_REFCLK/MII1_REFCLK/RMII1_REFCLK
Y3
GMII1_TX_CLK/MII1_TX_CLK
W3
GMII1_TX_EN/RGMII1_TXC/MII1_TX_EN/RMII1_TX_EN
AB3
GMII1_TX__ER/RGMII1_TX_CTL/MII1_TX_ER
AA2
GMII1_TXD0/RGMII1_TXD0/MII1_TXD0/RMII1_TXD0
AB1
GMII1_TXD1/RGMII1_TXD1/MII1_TXD1/RMII1_TXD1
Y1
GMII1_TXD2/RGMII1_TXD2/MII1_TXD2/RMII1_RX_ER
W1
GMII1_TXD3/RGMII1_TXD3/MII1_TXD3/RMII1_PHY_LINK
AB2
GMII1_TXD4
Y2
GMII1_TXD5
AA4
GMII1_CRS/MII1_CRS
AA3
GMII1_COL/MII1_COL
DG
DG
+2.5VD
R525
NC
R526
NC
R527
4.7k
DG
DG
DL501
1
2
3
C511
22u
C533
22u
DL503
1
2
3
C527
22u
DG
+1.0VD
C512
22u
DL502
1
2
3
+1.0VD_L2CORE
DG
DG
DG
DG
DG
L2SW_INT_FPGA_n
003:2B
C502
0.1u
16
C506
0.1u
16
C508
0.1u
16
C515
0.1u
16
C517
0.1u
16
C519
0.1u
16
C521
0.1u
16
C523
0.1u
16
C525
0.1u
16
C501
0.1u
16
C503
0.1u
16
C507
0.1u
16
C514
0.1u
16
C516
0.1u
16
C518
0.1u
16
C520
0.1u
16
C522
0.1u
16
C524
0.1u
16
C526
0.1u
16
C528
0.1u
16
C529
0.1u
16
C530
0.1u
16
R503
15
C539
0.1u
16
C540
0.1u
16
C541
0.1u
16
C542
0.1u
16
C543
0.1u
16
C545
0.1u
16
C546
0.1u
16
C547
0.1u
16
R563
0
FG
FG
C536
0.1u 16
R531
100
1
2
3
4
5
6
7
8
R515
47
1
2
3
4
5
6
7
8
R502
47
1
2
3
4
5
6
7
8
R532
100
R533
100
R519
47
R518
47
R516
47
R507
47
R506
47
R504
47
C509
10u
C531
10u
C532
10u
C549
10u
C510
10u
C544
10u
C548
10u
CL500
CL501
CL502
CL503
CL506
CL507
R514
0
NC
R513
0
NC
R512
0
NC
L501
600
DL504
1
2
3
R511 0
NC
C565
0.1u
DG
C566
0.1u
+1.8V_AVDD_CON
C567
0.01u
C568
0.01u
C571
0.1u
16
NC
C570
0.1u
16
NC
C569
0.1u
16
NC
+2.5VD
C574
0.1u
16
NC
C573
0.1u
16
NC
C572
0.1u
16
NC
DG
FG
FG
C580 100p
50
NC
C579 0.1u
50
C581
0.1u
50
L502 600
NC
C582 33
KX-NS1000
8& Main BOARD No.4 1/2
Page of 127
Display

Click on the first or last page to see other KX-NS1000UC (serv.man6) service manuals if exist.

RANDOM: