DOWNLOAD LG 50PZ950-ZA (CHASSIS:PD12A) Service Manual ↓ Size: 12.41 MB | Pages: 80 in PDF or view online for FREE

Model
50PZ950-ZA (CHASSIS:PD12A)
Pages
80
Size
12.41 MB
Type
PDF
Document
Service Manual
Brand
Device
TV / Plasma
File
50pz950-za-chassis-pd12a.pdf
Date
PREV: LG 71PY1M-WA / 71PY1MG-WA (CHASSIS:PM61A) Service Manual

LG 50PZ950-ZA (CHASSIS:PD12A) Service Manual ▷ View online

THE    SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS 
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE    SYMBOL MARK OF THE SCHEMETIC.
C_DDR_A[8]
C_DDR_DQ[15]
C_DDR_A[12]
C_DDR_DQ[14]
C_DDR_DQ[13]
C_DDR_A[10]
C_DDR_DQ[11]
C_DDR_DQ[12]
C_DDR_A[9]
C_DDR_DQ[8]
C_DDR_DQ[10]
C_DDR_A[4]
C_DDR_DQ[7]
C_DDR_DQ[9]
C_DDR_A[2]
C_DDR_DQ[6]
C_DDR_DQ[2]
C_DDR_A[1]
C_DDR_DQ[5]
C_DDR_DQ[1]
C_DDR_A[0]
C_DDR_DQ[4]
C_DDR_DQ[0]
C_DDR_DQ[3]
C_DDR_A[3]
C_DDR_A[5]
C_DDR_A[6]
C_DDR_A[7]
C_DDR_A[11]
BOOT_SEL
R1733
100
TE3N
TC3N
UART_TXD_3D
TA2P
R1748
3.3K
LG8300_RESET
TMODE[2]
JTAG_TDI
R17120 OPT
/C_DDR_RAS
TB1N
TE4N
R1730
100
TXA4N
TCLK1N
TXB4P
R1728
100
R1717
22
UART_RXD_3D
TXB0P
X1701
25MHz
R1704
22
TXA0N
R17110 OPT
SPI_DO
R1708
22
TXB3N
R1726
100
C_DDR_DQ[15-0]
R1746
3.3K
TXB2N
SPI_CSZ
R17150
OPT
TCLK3P
TXA2N
TXA2P
TXB3P
TMODE[1]
C_DDR_DQS0P
R1740
3.3K
TXA3N
SPI_CK
TA2N
TCLK4P
C_DDR_DQM1
TA4N
/C_DDR_WE
C_DDR_DQS0M
TA3N
R1732
100
JTAG_TMS
C_DDR2_ODT
R1718
22
TB2P
TA3P
R1705
22
R1731
100
TC1N
R1701
22
TD4P
TB3P
TB2N
C_DDR_A[12-0]
TXACLKP
C_DDR_DQM0
TE1N
R1743
3.3K
OPT
TB3N
R1745
3.3K
OPT
TD4N
R1738
1M 1%
TB4P
R17140 OPT
BOOT_SEL
TXB1N
TB4N
TC2P
TXACLKN
TA1P
+3.3V_Normal
TB1P
TC4P
JTAG_TCLK
TCLK3N
R1721
22
TXBCLKP
MOD_SCL
R1729
100
TCLK2P
R1709
22
TE2N
R1706
22
TCLK4N
TD2N
TXA0P
TXB1P
TXB0N
TXB4N
TCLK2N
TC1P
/C_DDR2_CLK
R1744
3.3K
R1734
100
R1735
100
R1741
3.3K
OPT
/C_DDR_CAS
C_DDR2_CLK
TE2P
TE4P
R1747
3.3K
OPT
TD3N
TD2P
SPI_DI
R1720
22
TXA4P
R1703
22
R1707
22
TE3P
TMODE[0]
R1737
100
TC3P
TA1N
TXA3P
TXA1N
TMODE[3]
TMODE[3]
TMODE[2]
C_DDR2_CKE
TXB2P
TD1N
TXA1P
TMODE[0]
JTAG_TDO
TE1P
TD1P
TA4P
R1742
3.3K
/JTAG_TRST
TC2N
TXBCLKN
C_DDR_BA[1]
TMODE[1]
R1736
100
C_DDR_DQS1M
C_DDR_BA[0]
R1727
100
C_DDR_DQS1P
R1719
22
TD3P
MOD_SDA
TCLK1P
R1710
22
/C_DDR_CS
R17130 OPT
R1702
22
TC4N
R1739
3.3K
OPT
R1753
3.3K
OPT
R1754
3.3K
R1749
330
C1705
0.1uF
16V
TP1703
R1756
3.3K
+3.3V_Normal
SPI_DO
C1703
0.1uF
16V
+3.3V_Normal
R1752
0
OPT
/JTAG_TRST
JTAG_TDI
TP1708
SPI_DI
SW1701
JTP-1127WEM
1
2
4
3
R1758
1K
R1750
10K
R1760
3.3K
LG8300_RESET
TP1707
JTAG_TCLK
R1755
3.3K
TP1706
JTAG_TMS
SPI_CSZ
C1704
0.1uF
16V
SPI_CK
TP1705
R1751
1K
+3.3V_Normal
JTAG_TDO
Q1701
KRC103S
OPT
E
B
C
SERIAL_WP
R1759
4.7K
R1757
3.3K
TP1702
TP1704
SERIAL_WP
IC1702
AZ7029RTRE1
2
GND
3
OUT
1
VCC
3D_SYNC_RF
IC1701
W25X20BVSNIG
3DF_SFLASH
3
WP
2
DO
4
GND
1
CS
5
DIO
6
CLK
7
HOLD
8
VCC
R1762
4.7K
OPT
R1761
4.7K
OPT
L/R_INDICATOR
R1763
22
R1716
22
R1764
0
OPT
C1702
27pF
50V
C1701
27pF
50V
R17660 OPT
R17650
OPT
IC1700
LG8300
TE4P
B2
TE4N
B1
TD4P
B3
TD4N
C3
TCLK4P
C1
TCLK4N
C2
TC4P
D2
TC4N
D1
TB4P
D3
TB4N
E3
TA4P
E1
TA4N
E2
TE3P
F2
TE3N
F1
TD3P
F3
TD3N
G3
TCLK3P
G1
TCLK3N
G2
TC3P
H2
TC3N
H1
TB3P
H3
TB3N
J3
TA3P
J1
TA3N
J2
TE2P
K2
TE2N
K1
TD2P
K3
TD2N
L3
TCLK2P
L1
TCLK2N
L2
TC2P
M2
TC2N
M1
TB2P
M3
TB2N
N3
TA2P
N1
TA2N
N2
TE1P
P2
TE1N
P1
TD1P
P3
TD1N
R3
TCLK1P
R1
TCLK1N
R2
TC1P
T2
TC1N
T1
TB1P
T3
TB1N
U3
TA1P
U1
TA1N
U2
DDR_ADDR[0]
U5
DDR_ADDR[1]
V8
DDR_ADDR[2]
V5
DDR_ADDR[3]
U8
DDR_ADDR[4]
R6
DDR_ADDR[5]
T8
DDR_ADDR[6]
T6
DDR_ADDR[7]
R8
DDR_ADDR[8]
R7
DDR_ADDR[9]
U7
DDR_ADDR[10]
R9
DDR_ADDR[11]
T7
DDR_ADDR[12]
V7
DDR_BA[0]
U9
DDR_BA[1]
T9
DDR_CK
V6
DDR_CK_N
U6
DDR_CKE
V9
DDR_CS_N
R5
DDR_ODT
U4
DDR_RAS_N
V4
DDR_CAS_N
T5
DDR_WE_N
R10
DDR_DQS[0]
V14
DDR_DQS[1]
V12
DDR_DQS_N[0]
U14
DDR_DQS_N[1]
U12
DDR_DM[0]
R15
DDR_DM[1]
T12
DDR_DQ[0]
V15
DDR_DQ[1]
T15
DDR_DQ[2]
U16
DDR_DQ[3]
T16
DDR_DQ[4]
R16
DDR_DQ[5]
V16
DDR_DQ[6]
T14
DDR_DQ[7]
U15
DDR_DQ[8]
T13
DDR_DQ[9]
V11
DDR_DQ[10]
U13
DDR_DQ[11]
U11
DDR_DQ[12]
T11
DDR_DQ[13]
V13
DDR_DQ[14]
R12
DDR_DQ[15]
R13
DDR_TAOUT
U10
DDR_TDOUT[0]
T10
DDR_TDOUT[1]
V10
RA1N
U18
RA1P
U17
RB1N
T18
RB1P
T17
RC1N
R18
RC1P
R17
RCLK1N
P18
RCLK1P
P17
RD1N
N18
RD1P
N17
RE1N
M18
RE1P
M17
RA2N
L18
RA2P
L17
RB2N
K18
RB2P
K17
RC2N
J18
RC2P
J17
RCLK2N
H18
RCLK2P
H17
RD2N
G18
RD2P
G17
RE2N
F18
RE2P
F17
CLK_XIN
A17
CLK_XOUT
B18
PO_RST_N
B17
LR_SYNC
V2
EMITTER_PULSE
V3
UART_TXD
A16
UART_RXD
B16
SPI_CS
C16
SPI_SCLK
D16
SPI_DO
A15
SPI_DI
B15
SCL
C15
SDA
D15
SCL_M
A14
SDA_M
B14
GPIO[0]
C14
GPIO[1]
D14
GPIO[2]
A13
GPIO[3]
B13
GPIO[4]
C13
GPIO[5]
D13
GPIO[6]
A12
GPIO[7]
B12
GPIO[8]
C12
GPIO[9]
D12
GPIO[10]
A11
GPIO[11]
B11
GPIO[12]
C11
GPIO[13]
D11
GPIO[14]
A10
GPIO[15]
B10
GPIO[16]
C10
GPIO[17]
D10
GPIO[18]
A9
GPIO[19]
B9
GPIO[20]
C9
GPIO[21]
D9
GPIO[22]
A8
GPIO[23]
B8
GPIO[24]
C8
GPIO[25]
D8
GPIO[26]
A7
GPIO[27]
B7
GPIO[28]
C7
GPIO[29]
D7
GPIO[30]
A6
GPIO[31]
B6
TDI
C6
TMS
D6
TRST
A5
TDO
B5
TCK
C5
TEST_SE
D5
TMODE[0]
A4
TMODE[1]
B4
TMODE[2]
C4
TMODE[3]
D4
BOOT_SEL
A3
R1767
0
3DF_RESET
R1722
4.7K
R1723
0
EJTAG
17
LG8300
EAX63525101
19
THE    SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS 
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE    SYMBOL MARK OF THE SCHEMETIC.
+1.0V
+1.0V_LTX
+3.3V_LTX
+3.3V_LRX
+3.3V_PLL
+3.3V_VDD
+1.8V
DDR_VREF_LG8300
C1818
0.1uF
16V
C1866
0.1uF
16V
C1833
0.1uF
16V
C1803
10uF
6.3V
C1863
0.1uF
16V
C1841
0.1uF
16V
C1837
0.1uF
16V
C1814
0.1uF
16V
+1.8V
C1829
0.1uF
16V
C1825
0.1uF
16V
C1854
0.1uF
16V
C1850
0.1uF
16V
C1868
0.1uF
16V
C1865
0.1uF
16V
C1858
0.1uF
16V
C1846
0.1uF
16V
C1821
0.1uF
16V
C1842
0.1uF
16V
C1830
0.1uF
16V
C1826
0.1uF
16V
C1864
0.1uF
16V
C1851
0.1uF
16V
C1859
0.1uF
16V
C1804
10uF
6.3V
+1.0V
C1807
10uF
6.3V
C1822
0.1uF
16V
C1847
0.1uF
16V
C1834
0.1uF
16V
C1838
0.1uF
16V
C1819
0.1uF
16V
C1815
0.1uF
16V
C1855
0.1uF
16V
C1809
0.1uF
16V
C1862
0.1uF
16V
C1812
0.1uF
16V
C1845
0.1uF
16V
C1827
0.1uF
16V
C1823
0.1uF
16V
C1853
0.1uF
16V
+3.3V_PLL
C1831
0.1uF
16V
C1817
10uF
6.3V
+3.3V_VDD
C1805
0.1uF
16V
C1840
10uF
6.3V
C1816
0.1uF
16V
C1802
10uF
6.3V
C1835
0.1uF
16V
+1.0V_LTX
C1849
0.1uF
16V
C1820
0.1uF
16V
C1857
0.1uF
16V
C1856
0.1uF
16V
C1836
0.1uF
16V
C1852
10uF
6.3V
C1824
10uF
6.3V
C1839
0.1uF
16V
C1832
0.1uF
16V
+3.3V_LTX
+3.3V_LRX
C1828
0.1uF
16V
C1844
0.1uF
16V
C1860
0.1uF
16V
+3.3V_VDD
L1804
BLM18PG121SN1D
+1.0V_LTX
L1801
BLM18PG121SN1D
+3.3V_PLL
L1805
BLM18PG121SN1D
+3.3V_LTX
L1802
BLM18PG121SN1D
+3.3V_LRX
+1.0V
L1803
BLM18PG121SN1D
+1.8V
C1871
22uF
25V
OPT
C1882
0.1uF
16V
C1873
0.1uF
16V
C1806
0.1uF
16V
C1813
0.1uF
16V
DDR_VREF_LG8300
C1801
10uF
6.3V
C1810
0.1uF
16V
C1811
0.1uF
16V
C1808
0.1uF
16V
R1811
1
IC1803
AZ1117BH-1.8TRE1
OUT
IN
ADJ/GND
C1880
10uF
6.3V
C1884
10uF
6.3V
LG8300
IC1700
VDD10_1
F6
VDD10_2
F13
VDD10_3
G6
VDD10_4
G7
VDD10_5
G8
VDD10_6
G9
VDD10_7
G10
VDD10_8
G11
VDD10_9
G12
VDD10_10
G13
VDD10_11
H6
VDD10_12
H13
VDD10_13
J6
VDD10_14
J13
VDD10_15
K6
VDD10_16
K13
VDD10_17
L6
VDD10_18
L7
VDD10_19
L8
VDD10_20
L9
VDD10_21
L10
VDD10_22
L11
VDD10_23
L12
VDD10_24
L13
VDD10_25
M6
VDD10_26
M13
LTX_VDD10_1
H5
LTX_VDD10_2
J5
LTX_VDD10_3
K5
LTX_VDD10_4
L5
LTX_VDD10_5
M5
VDD33_1
E5
VDD33_2
E6
VDD33_3
E7
VDD33_4
E8
VDD33_5
E9
VDD33_6
E10
VDD33_7
E11
VDD33_8
E12
VDD33_9
E13
VDD33_10
E14
VDD33_11
E15
VDD33_12
F15
VDD33_13
G15
LRX_AVDD33_1
L16
LRX_AVDD33_2
N16
LTX_AVDD33_1
E4
LTX_AVDD33_2
G4
LTX_AVDD33_3
L4
LTX_AVDD33_4
N4
LTX_AVDD33_5
J4
DDR_VREF0
T4
DDR_VREF1
R11
DDR_VREF2
V17
DDR_VDDQ_1
N7
DDR_VDDQ_2
N8
DDR_VDDQ_3
N9
DDR_VDDQ_4
N10
DDR_VDDQ_5
N11
DDR_VDDQ_6
N12
DDR_VDDQ_7
N13
DDR_VDDQ_8
N14
DDR_VDDQ_9
P6
DDR_VDDQ_10
P7
DDR_VDDQ_11
P8
DDR_VDDQ_12
P9
DDR_VDDQ_13
P10
DDR_VDDQ_14
P12
DDR_VDDQ_15
P13
DDR_VDDQ_16
P14
DDR_VDDQ_17
P15
GND_1
F5
GND_2
F7
GND_3
F8
GND_4
F9
GND_5
F10
GND_6
F11
GND_7
F12
GND_8
F14
GND_9
G5
GND_10
G14
GND_11
G16
GND_12
H7
GND_13
H8
GND_14
H9
GND_15
H10
GND_16
H11
GND_17
H12
GND_18
H14
GND_19
H15
GND_20
H16
GND_21
J7
GND_22
J8
GND_23
J9
GND_24
J10
GND_25
J11
GND_26
J12
GND_27
J14
GND_28
J15
GND_29
J16
GND_30
K7
GND_31
K8
GND_32
K9
GND_33
K10
GND_34
K11
GND_35
K12
GND_36
K14
GND_37
K15
GND_38
K16
GND_39
L14
GND_40
L15
GND_41
M7
GND_42
M8
GND_43
M9
GND_44
M10
GND_45
M11
GND_46
M12
GND_47
M14
GND_48
M15
GND_49
N5
GND_50
N6
GND_51
N15
GND_52
P5
GND_53
P11
GND_54
R4
GND_55
R14
LRX_AVSS33_1
M16
LRX_AVSS33_2
P16
LTX_AVSS33_1
F4
LTX_AVSS33_2
H4
LTX_AVSS33_3
K4
LTX_AVSS33_4
M4
LTX_AVSS33_5
P4
DDRPLL_AVSS33
C17
SYSPLL_AVSS33
D17
ADPLL_AVSS33
E16
SSPLL_AVSS33
F16
DDRPLL_AVDD33
C18
SYSPLL_AVDD33
D18
SSPLL_AVDD33
E17
ADPLL_AVDD33
E18
GND_0
A2
+3.3V_Normal
+3.3V_Normal
C1885
0.1uF
16V
L1807
3.6uH
C1874
22uF
10V
0.1uF
C1881
16V
+1.0V
C1843
10uF
16V
L1809
BLM18PG121SN1D
R1808
3.3K
1%
L1806
BLM18PG121SN1D
C1867
2200pF
GND
R1804
9.1K
R1803
100
OPT
C1878
100pF
50V
OPT
R1809
12K
1%
GND
C1876
0.1uF
16V
IC1801
AOZ1072AI-3 
3
AGND
2
VIN
4
FB
1
PGND
5
COMP
6
EN
7
LX_1
8
LX_2
10uF
C1848
+5V_MAIN
GND
GND
C1875
22uF
10V
OPT
3.3V TO 1.8V
Vout=0.8*(1+R1/R2)
5V TO 1.0V
19
EAX63525101
LG8300_POWER
18
R1
CLOSE TO VIN AND AGND PIN
R2
THE    SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS 
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE    SYMBOL MARK OF THE SCHEMETIC.
SDDR_DQ[2]
SDDR_DQ[1]
DDR_A[8]
DDR_A[10]
SDDR_DQ[5]
SDDR_DQ[8]
SDDR_DQ[12]
SDDR_DQ[0]
DDR_A[3]
SDDR_DQ[11]
DDR_A[5]
DDR_A[7]
SDDR_DQ[13]
DDR_A[11]
SDDR_DQ[3]
DDR_A[12]
DDR_A[2]
DDR_A[1]
SDDR_DQ[14]
DDR_A[0]
DDR_A[9]
SDDR_DQ[6]
DDR_A[4]
SDDR_DQ[15]
SDDR_DQ[7]
SDDR_DQ[4]
SDDR_DQ[10]
DDR_A[6]
SDDR_DQ[9]
SDDR_DQ[13]
SDDR_DQ[8]
C_DDR_DQ[3]
C_DDR_DQ[14]
SDDR_DQ[5]
C_DDR_DQ[9]
SDDR_DQ[3]
SDDR_DQ[6]
SDDR_DQ[0]
C_DDR_DQ[12]
C_DDR_DQ[8]
C_DDR_DQ[0]
SDDR_DQ[9]
C_DDR_DQ[13]
SDDR_DQ[2]
SDDR_DQ[11]
C_DDR_DQ[10]
C_DDR_DQ[2]
SDDR_DQ[12]
SDDR_DQ[1]
SDDR_DQ[4]
SDDR_DQ[7]
SDDR_DQ[15]
C_DDR_DQ[4]
C_DDR_DQ[1]
SDDR_DQ[10]
C_DDR_DQ[7]
C_DDR_DQ[5]
C_DDR_DQ[15]
C_DDR_DQ[6]
SDDR_DQ[14]
C_DDR_DQ[11]
C1912
0.1uF
16V
C1909
0.1uF
16V
C1917
0.1uF
16V
C1921
0.1uF
16V
+1.8V
C1907
0.1uF
16V
C1914
0.1uF
16V
C1919
0.1uF
16V
C1922
0.1uF
16V
C1916
0.1uF
16V
C1904
10uF
6.3V
C1920
0.1uF
16V
/C_DDR2_CLK
R1911
22
C_DDR_DQS0M
/DDR_CS
C_DDR_DQS1P
R1906
22
R1909
22
R1904
22
/DDR2_CLK
C_DDR2_CLK
DDR_DQS0P
R1910
22
C_DDR_DQM1
R1903
22
/C_DDR_CS
DDR_DQS1P
DDR_DQM1
C_DDR_DQM0
R1907
22
DDR_DQM0
R1908
22
C_DDR_DQS0P
C_DDR_DQS1M
DDR_DQS0M
DDR_DQS1M
R1905
22
DDR2_CLK
C_DDR_A[8]
C_DDR_A[5]
DDR_A[11]
C_DDR2_ODT
DDR2_ODT
C_DDR_BA[0]
AR1906
22
1/16W
DDR_A[2]
DDR_A[1]
AR1908
22
1/16W
/DDR_WE
C_DDR_BA[1]
/DDR_RAS
DDR_BA[1]
/C_DDR_RAS
C_DDR_A[2]
C_DDR_A[4]
AR1905
22
1/16W
C_DDR2_CKE
C_DDR_A[11]
DDR_A[10]
DDR_A[4]
C_DDR_A[7]
DDR_A[7]
DDR_A[0]
DDR_A[6]
C_DDR_A[1]
C_DDR_A[0]
/C_DDR_CAS
AR1909
22
1/16W
/C_DDR_WE
DDR_A[8]
AR1907
22
1/16W
/DDR_CAS
DDR_A[9]
DDR_A[12]
DDR_BA[0]
DDR_A[5]
DDR2_CKE
C_DDR_A[10]
C_DDR_A[12]
C_DDR_A[6]
C_DDR_A[9]
C_DDR_A[3]
DDR_A[3]
DDR2_CLK
/DDR_CAS
DDR_BA[1]
C1902
470pF
50V
SDDR_DQ[15-0]
DDR_VREF_DDR
C1901
0.1uF
16V
/DDR2_CLK
R1901
100
DDR_DQS1P
/DDR_RAS
DDR2_ODT
+1.8V
/DDR_WE
DDR_DQM0
DDR_DQM1
/DDR_CS
DDR_BA[0]
+1.8V
DDR2_CKE
DDR_DQS1M
DDR_A[12-0]
DDR_DQS0M
C1903
100pF
50V
DDR_DQS0P
AR1903
22
1/16W
AR1901
22
1/16W
C_DDR_DQ[15-0]
AR1902
22
1/16W
AR1904
22
1/16W
SDDR_DQ[15-0]
DDR_VREF_LG8300
DDR_VREF_DDR
+1.8V
IC1901
W9725G6JB-25
J2
VREF
J8
CLK
H2
VSSQ_2
B7
UDQS
N8
A4
P8
A8
L1
NC_4
L2
BA0
R8
NC_3
K7
RAS
F8
VSSQ_3
F3
LDM
P3
A9
M3
A1
N3
A5
K8
CLK
R3
NC_5
L3
BA1
J7
VSSDL
L7
CAS
F2
VSSQ_4
B3
UDM
M2
A10/AP
K2
CKE
R7
NC_6
M7
A2
N7
A6
M8
A0
J1
VDDL
K3
WE
E8
LDQS
P7
A11
K9
ODT
A2
NC_1
N2
A3
P2
A7
H8
VSSQ_1
F7
LDQS
A8
UDQS
R2
A12
L8
CS
E2
NC_2
E7
VSSQ_5
D8
VSSQ_6
D2
VSSQ_7
A7
VSSQ_8
B8
VSSQ_9
B2
VSSQ_10
P9
VSS_1
N1
VSS_2
J3
VSS_3
E3
VSS_4
A3
VSS_5
G9
VDDQ_1
G7
VDDQ_2
G3
VDDQ_3
G1
VDDQ_4
E9
VDDQ_5
C9
VDDQ_6
C7
VDDQ_7
C3
VDDQ_8
C1
VDDQ_9
A9
VDDQ_10
R1
VDD_1
M9
VDD_2
J9
VDD_3
E1
VDD_4
A1
VDD_5
B9
DQ15
B1
DQ14
D9
DQ13
D1
DQ12
D3
DQ11
D7
DQ10
C2
DQ9
C8
DQ8
F9
DQ7
F1
DQ6
H9
DQ5
H1
DQ4
H3
DQ3
H7
DQ2
G2
DQ1
G8
DQ0
+1.8V
R1902
4.7K
1%
R1913
4.7K
1%
R1912
4.7K
1%
R1916
4.7K
1%
C1910
0.1uF
16V
C1925
0.1uF
16V
C1913
1000pF
50V
C1926
1000pF
50V
C1923
0.1uF
16V
C1927
0.1uF
16V
C1928
0.1uF
16V
C1929
0.1uF
16V
C1930
0.1uF
16V
C1931
0.1uF
16V
C1905
0.1uF
16V
DDR VTT
19
EAX63525101
LG8300_DDR
19
Page of 80
Display

Click on the first or last page to see other 50PZ950-ZA (CHASSIS:PD12A) service manuals if exist.

RANDOM: