Harman Kardon AVR 158 (serv.man3) Service Manual ▷ View online
XhGsv~kyvwGv|{G}vs{hnlGyln|sh{vyGOhkq|z{hislGMGmplkPGGGGGGGGGGstXXX^
mlh{|ylz
̻GvGjGGGXGh
̻Gs
sGkG}GOG^WW}GGXhGvGjGP
̻G{G{GhGGmGXU\}SGXU_}SGYU\}SGYU_\}S
GGGGGZUW}SGZUZ}SG\UW}
̻GYU_\}GkGGzjzpTppGhG{
GGGGGZUW}SGZUZ}SG\UW}
̻GYU_\}GkGGzjzpTppGhG{
̻GWUW[LGsGySGWUXLGsGy
̻G} GsGxGj
̻GpGjG{Gs
̻GsTjGlGz
̻GzGtGwGzv{TYYZGMG{vTY]ZGOkYTwP
̻GXWWLG{GsGiTp
̻GpGjG{Gs
̻GsTjGlGz
̻GzGtGwGzv{TYYZGMG{vTY]ZGOkYTwP
̻GXWWLG{GsGiTp
hwwspjh{pvu
̻GhGzjzpG{
̻GwVwG{VuGj
̻GoGl GsGy
̻GztwzGwGy
̻GoGl GsGy
̻GztwzGwGy
͵ͶͺͿ͑ͺͿͷ;Ͳ΅ͺͿ
̻GtGiVkGjGz
͑͑͑͑͑ΒΔΜΒΘΖ
̻GkGk
̻Gi Gj
̻Gi Gj
klzjypw{pvu
͙ΉͮΦΥΡΦΥ͑·ΠΝΥΒΘΖͮͦ͢͟·͑ͩ͢͟͝·͑ͣͦ͟͝·͑ͣͩͦ͟͝·͝
͑͑ͤ͘͟͡·͑ͤͤ͟͝·͑ͦ͟͝͡·͑͝ͲΕΛΦΤΥΒΓΝΖͮͲ͵͚
͑͑ͤ͘͟͡·͑ͤͤ͟͝·͑ͦ͟͝͡·͑͝ͲΕΛΦΤΥΒΓΝΖͮͲ͵͚
{GstXXX^GGGGGTGGGGGXhGGGG
GzjzpTppGGGGGGGGYU_\}UGG{GGGGGGG
G TGSGGGGGGzjzpGSGGGU
{GstXXX^GG GGGGG G
GzjzpTppGGGGGGGGYU_\}UGG{GGGGGGG
G TGSGGGGGGzjzpGSGGGU
{GstXXX^GG GGGGG G
GGGG^WW}GGGG
G
GGGGUGGstXXX^GGGGGGGGXU\}SGXU_}SGYU\}SGYU_\}SGG
ZUW}SGZUZ}SGG\UW}GGU
{GstXXX^GGGGGZTGGGGzv{TYYZGMG{vTY]ZUGG{GGG
XW༲GGGGGGG GGstXXX^GGG GGGGGGU
ZUW}SGZUZ}SGG\UW}GGU
{GstXXX^GGGGGZTGGGGzv{TYYZGMG{vTY]ZUGG{GGG
XW༲GGGGGGG GGstXXX^GGG GGGGGGU
hizvs|{lGthpt|tGyh{punz
o{j
͑͑ͽ;ͨ͢͢͢΅
͑͑ͽ;ͨ͢͢͢΅͞ΉΉ
͑͑΅͙ͣͧͤ͑͞͵͚ͣ
͑͑͑͑͑͑͑͑͑͵ΖΧΚΔΖ͙͑;ΒΣΜΚΟΘ͚
͑͑΄΅ͣͣͤ͞
͑͑ͽ;ͨ͢͢͢΄
͑͑ͽ;ͨ͢͢͢΄͞ΉΉ
tpuU
|up{
}
W
^
XY\
T]\
X\W
sG{GOzSG\GzPG
{
zvs
X
johyhj{lypz{pj
kjGpG}
vGqG{Gy
ztivs
}
pu
{
vwy
zG{Gy
{
z{n
thU
Y]W
͑͑͑͑͑͑͑͑͑͑͑͑͑ͣ͑͑͑͑͑͑͑͑͑ͤ͢
΄΅ͣͣͤ͑͞ͼ͙͑ͷͿ΅͑·ͺͶΈ͚
ͺͿ͑ͷΆͿʹ΅ͺͿ
͑͢͟ͲΕΛ͠ΟΕ
ͣ͑͟·ΠΦΥ
ͤ͑͟·ΚΟ
͑͢͟ͲΕΛ͠ΟΕ
ͣ͑͟·ΠΦΥ
ͤ͑͟·ΚΟ
Harman Kardon
AVR 156+158/230V Service Manual
Page 93 of 139
ESMT
M12L16161A
Elite Semiconductor Memory Technology Inc.
Publication Date : May. 2005
Revision : 2.4
2/30
SDRAM
512K x 16Bit x 2Banks
Synchronous
DRAM
FEATURES
z
JEDEC standard 3.3V power supply
z
LVTTL compatible with multiplexed address
z
Dual banks operation
z
MRS cycle with address key programs
-
-
CAS Latency (2 & 3 )
-
Burst Length (1, 2, 4, 8 & full page)
-
Burst Type (Sequential & Interleave)
z
All inputs are sampled at the positive going edge of the
system clock
z
Burst Read Single-bit Write operation
z
DQM for masking
z
Auto & self refresh
z
32ms refresh period (2K cycle)
GENERAL DESCRIPTION
The M12L16161A is 16,777,216 bits synchronous high
data rate Dynamic RAM organized as 2 x 524,288 words by
16 bits, fabricated with high performance CMOS technology.
Synchronous design allows precise cycle control with the
use of system clock I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst length and programmable latencies allow the same
device to be useful for a variety of high bandwidth, high
performance memory system applications.
16 bits, fabricated with high performance CMOS technology.
Synchronous design allows precise cycle control with the
use of system clock I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst length and programmable latencies allow the same
device to be useful for a variety of high bandwidth, high
performance memory system applications.
ORDERING INFORMATION
Part NO.
MAX Freq.
PACKAGE COMMENTS
M12L16161A-5TG
200MHz
TSOP(II) Pb-free
M12L16161A-7TG
143MHz
TSOP(II) Pb-free
M12L16161A-7BG
143MHz
VFBGA Pb-free
PIN CONFIGURATION (TOP VIEW)
V
DD
DQ0
DQ1
V
SSQ
DQ2
DQ3
V
DDQ
DQ4
DQ5
V
SSQ
DQ6
DQ7
V
DDQ
LDQM
WE
CAS
RAS
CS
BA
A10/AP
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
V
SS
DQ15
DQ14
V
SSQ
DQ13
DQ12
V
DDQ
DQ11
DQ10
V
SSQ
DQ9
DQ8
V
DDQ
N.C/RFU
UDQM
CLK
CKE
N.C
A9
A8
A7
A6
A5
A4
V
SS
50PIN TSOP(II)
(400mil x 825mil)
(0.8 mm PIN PITCH)
(400mil x 825mil)
(0.8 mm PIN PITCH)
VSS
DQ15
DQ14
VSSQ
DQ13
VDDQ
DQ12
DQ11
DQ10
VSSQ
DQ9
VDDQ
DQ8
NC
NC
NC
NC
UDQM
NC
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
VSS
A4
DQ0
VDD
VDDQ
DQ1
VSSQ
DQ2
DQ4
DQ3
VDDQ
DQ5
VSSQ
DQ6
NC
DQ7
NC
NC
LDQM
WE
CAS
NC
CS
NC
NC
A0
A10
A2
A1
A3
VDD
1
2
3
4
5
6
7
RAS
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
60 Ball VFBGA
(6.4x10.1mm)
(0.65mm ball pitch)
Harman Kardon
AVR 156+158/230V Service Manual
Page 94 of 139
September 2008
Rev 15
1/39
1
M24128
M24C64 M24C32
128 Kbit, 64 Kbit and 32 Kbit serial I²C bus EEPROM
Features
■
Two-wire I
2
C serial interface
supports 400 kHz protocol
■
Single supply voltages (see
Table 1
for root
part numbers):
– 2.5 V to 5.5 V
– 1.8 V to 5.5 V
– 1.7 V to 5.5 V
■
Write Control input
■
Byte and Page Write
■
Random and Sequential Read modes
■
Self-timed programming cycle
■
Automatic address incrementing
■
Enhanced ESD/latch-up protection
■
More than 1 Million write cycles
■
More than 40-year data retention
■
Packages
– ECOPACK
®
(RoHS compliant)
Table 1.
Device summary
Reference
Part number
Supply voltage
M24128
M24128-BW
2.5 V to 5.5V
M24128-BR
1.8 V to 5.5V
M24128-BF
1.7 V to 5.5V
M24C64
M24C64-W
2.5 V to 5.5V
M24C64-R
1.8 V to 5.5V
M24C64-F
1.7 V to 5.5V
M24C32
M24C32-W
2.5 V to 5.5V
M24C32-R
1.8 V to 5.5V
M24C32-F
1.7 V to 5.5V
PDIP8 (BN)
SO8 (MN)
150 mil width
TSSOP8 (DW)
169 mil width
UFDFPN8 (MB)
2 × 3 mm (MLP)
WLCSP (CS)
www.st.com
Harman Kardon
AVR 156+158/230V Service Manual
Page 95 of 139
M24128, M24C64, M24C32
Description
7/39
Figure 2.
DIP, SO, TSSOP and UFDFPN connections
1.
See
Package mechanical data
section for package dimensions, and how to identify pin-1.
Figure 3.
M24128 WLCSP connections (top view, marking side, with balls on the
underside)
underside)
Table 2.
Signal names
Signal name
Function
Direction
E0, E1, E2
Chip Enable
Input
SDA
Serial Data
I/O
SCL
Serial Clock
Input
WC
Write Control
Input
V
CC
Supply voltage
V
SS
Ground
SDA
VSS
SCL
WC
E1
E0
VCC
E2
AI01845e
M24128
M24C64
M24C32
M24C32
1
2
3
4
8
7
6
5
V
CC
E1
E0
WC
E2
SDA
SCL
V
SS
ai14799
Harman Kardon
AVR 156+158/230V Service Manual
Page 96 of 139
Click on the first or last page to see other AVR 158 (serv.man3) service manuals if exist.