Sony SLV-ED8ME / SLV-ED8ML / SLV-EZ8AS / SLV-EZ8NZ / SLV-EZ9AS Service Manual ▷ View online
SLV-ED8/EZ8/EZ9
4-47
SR-718 (SWITCHING REGULATOR) SCHEMATIC DIAGRAM
– Ref. No.: SR-718 board; 4,000 series –
4-48 E
SWITCHING REGULATOR
SR-718
Note: The components identified by mark
!
or dotted line
with mark
!
are critical for safety.
Replace only with part number specified.
C108
1000pF
250V
C107
1000pF
250V
C104
1000pF
250V
C103
1000pF
250V
D101
D102
D104
D103
AC IN
CN101
F101
250V
T2AL
T2AL
C101
0.1
µ
F
250V
R101
1M
1/2W
Z101
C102
0.1
µ
F
250V
L101
L102
!
1
2
05
D101~104
1N4005
R108
47K
1W
R103
6.8
C110
0.01
µ
F
400V
C116
47pF
1KV
D105
EG01C
C112
0.1
µ
F
C113
0.01
µ
F
C114
0.1
µ
F
C109
180
µ
F
400V
T101
!
D205
AU02Z
+
+
IC101
SWITCH
D108
PR1003
D107
PR1003
C111
47
µ
F
35V
C115
0.1
µ
F
!
!
!
!
!
!
!
!
!
!
!
!
!
PC101
PC123
PC123
R202
470
+
+
+
C206
470
µ
F
16V
C209
1000pF
1KV
C204
1000
µ
F
10V
C205
220
µ
F
16V
C207
4.7
µ
F
50V
C208
0.1
µ
F
L203
10
µ
H
D202
RL4Z
RL4Z
!
!
D203
RK46
RK46
!
D204
RD30FB
R207
10
C202
1000
µ
F
16V
R201
10
1/2W
C203
220
µ
F
16V
C201
47
µ
F
63V
D201
EG01C
L202
10
µ
H
1
2
3
4
5
6
7
8
9
35V
13V
13V
GND
GND
AU GND
6V
6V
–13V
CN201 9P
PS-414 BOARD
CN600
(SEE PAGE 4-44)
CN600
(SEE PAGE 4-44)
FB2
1
2
3
4
5
R105
3.3K
R104
10K
R106
120K
120K
R102
47K
3W
FB1
R107
6.8
+
R209
10K
1W
+
R210
3.3K
R203
18K
RV201
5K
R205
10K
R204
15K
+
+
R206
3.3K
R211
10K
IC201
AN1431T
IC201
SHUNT REG
!
R208
0.47
IC101
MIP184
312
0.4
5.8
no mark : E-E mode
+6V
1
2
3
4
5
6
7
8
9
10
11
A
B
C
D
E
F
G
SR-708/718 BOARD
B+
B+
B+
B–
B+
B+
B+
B–
5-1
SECTION 5
INTERF
A
CE,
IC PIN FUNCTION DESCRIPTION
SL
V
V
-ED8/EZ8/EZ9
TAPE
TAPE
PB •
REC •
Signal
Pin No.
I/O
STOP
FF
REW
THREAD-
UNTHREAD-
PB
PAUSE
SLOW
×
2
CUE
REVIEW
REC
PAUSE
ING
ING
REC CTL
MA-325
O
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
*
2
Hi-Z
Hi-Z
Hi-Z
*
1
Hi-Z
IC161
7
CAP STOP
MA-325
O
L
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
L
*
3
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
IC161
#∞
(O.D)
(O.D)
(O.D)
(O.D)
(O.D)
(O.D)
(O.D)
(O.D)
(O.D)
(O.D)
(O.D)
STEP PLS
MA-325
O
L
L
L
L
L
L
L
*
2
L
L
L
L
L
IC161
(ª
PB CTL
MA-325
I
H
*
6
*
6
*
1
H/L
*
2
*
6
*
6
*
6
*
1
H
IC161
^¶
DRM PG
MA-325
I
*
4
*
1
*
1
*
5
*
5
*
1
*
1
*
1
*
1
*
1
*
1
*
1
*
1
IC161
^•
DRM FG
MA-325
I
*
4
*
7
*
7
*
5
*
5
*
7
*
7
*
7
*
7
*
7
*
7
*
7
*
7
IC161
^ª
CAP FG
MA-325
I
H/L
*
6
*
6
*
5
*
5
*
6
H/L
*
2
*
6
*
6
*
6
*
6
H/L
IC161
&º
CAP DA
MA-325
O
*
8
*
8
*
8
*
8
*
8
*
9
*
8
*
8
*
9
*
9
*
9
*
9
*
8
IC161
&£
DRM DA
MA-325
O
*
10
*
10
*
10
*
10
*
10
*
10
*
10
*
10
*
10
*
10
*
10
*
10
*
10
IC161
&¢
CTL RESET
MA-325
I/O
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
*
11
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
IC161
8
STOP/
TAPE
TAPE
PB •
REC •
Signal
Pin No.
I/O
FF/
THREAD-
UNTHREAD-
PB
PAUSE
SLOW
×
2
CUE
REVIEW
REC
PAUSE
REW
ING
ING
RF SWP
MA-325
O
*
1
*
1
*
1
*
1
*
1
*
1
*
1
*
1
*
1
*
1
*
1
(SW30)
IC161
1
QVD
MA-325
O
L
L
L
*
2
*
3
*
3
*
3
*
3
*
3
L
L
IC161
4
V SYNC
MA-325
I
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
IC161
^§
NT JUDGE
MA-325
O
L
L
L
L
L
L
L
L
L
L
L
IC161
!£
5-1. SYSTEM CONTROL – VIDEO BLOCK INTERFACE (MA-325 BOARD IC161)
∗
1.
25 Hz pulse with 50% duty cycle. Synchronized with rotation of drum.
∗
2.
Normally “L”. “H” when CTL sibnal is not generated.
∗
3.
V period “H” pulse.
∗
4.
Composite sync signal (positive polarity).
5-2. SYSTEM CONTROL – SERVO PERIPHERAL CIRCUIT INTERFACE (MA-325 BOARD IC161)
∗
1.
25 Hz (PAL), 30 Hz (NTSC) pulse.
∗
2.
Pulse at tape running.
∗
3.
Reverse logic pulse of STEP PLS.
∗
4.
“L” when drum rotation stop.
∗
5.
Unstable period pulse.
∗
6.
Pulse of period in proportion to tape speed.
∗
7.
300 Hz (PAL), 360 Hz (NTSC) pulse.
∗
8.
Pulse at tape running.
∗
9.
Approx. 2 msec period “H” or “L” pulse.
∗
10. Approx. 1.5 msec period “H” or “L” pulse.
∗
11. “L” when FWD slow, “H” when RVS slow.
5-2
CASSETTE CASSETTE
TAPE
TAPE
PB •
REC •
Signal
Pin No.
I/O
EJECTED
LOADING UNLOADING
THREAD- UNTHREAD-
STOP
FF
REW
PB
PAUSE
SLOW
×
2
CUE
REVIEW
REC
PAUSE
ING
ING
CAM
MA-325
O
Hi-Z
H
L
H
L
*
7
*
7
*
7
*
7
*
7
*
7
*
7
*
7
*
7
*
7
*
7
IC161
9
MODE 1
MA-325
I
H
L
L
*
1
*
1
H
H
H
H
H
H
H
H
L
H
H
IC161
@™
MODE 2
MA-325
I
H
L
L
*
1
*
1
H
H
H
L
L
L
L
L
L
L
L
IC161
@¡
MODE 3
MA-325
I
L
L
L
*
1
*
1
H
L
L
L
L
L
L
L
H
L
L
IC161
@º
MODE 4
MA-325
I
L
H
H
*
1
*
1
L
H
H
L
L
L
L
L
L
L
L
IC161
!ª
C IN REC PRF
MA-325
I
H
*
2
*
2
*
2
*
2
*
2
*
2
*
2
*
2
*
2
*
2
*
2
*
2
*
2
*
2
*
2
IC161
!∞
T REEL FG
MA-325
I
H/L
H/L
H/L
H/L
H/L
H/L
*
3
*
3
*
3
H/L
*
3
*
3
*
3
*
3
*
3
H/L
IC161
^¢
S REEL FG
MA-325
I
H/L
H/L
H/L
*
3
*
3
H/L
*
3
*
3
*
3
H/L
*
3
*
3
*
3
*
3
*
3
H/L
IC161
^£
T/S LED
MA-325
O
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
*
4
IC161
#™
(O.D)
CAP STOP
MA-325
O
L
L
L
H
H
L
H
H
H
L
*
5
H
H
H
H
L
IC161
#∞
(O.D)
CAP RVS
MA-325
O
L
H
L
H/L
H
L
H
H
H/
*
5
H
H
L
H
H
IC161
&™
T SENS
MA-325
I
*
4
*
4
*
4
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
6
IC161
^¡
S SENS
MA-325
I
*
4
*
4
*
4
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
6
IC161
^™
5-3. SYSTEM CONTROL – MECHANISM BLOCK INTERFACE (MA-325 BOARD IC161)
∗
1.
Uncertainly.
∗
2.
“L” when erasing protection tab is bent, “H” when not bent.
∗
3.
Pulse of period in proportion to reel rotating speed.
∗
4.
Approx. 2 msec period “H” pulse.
∗
5.
Pulse at tape running.
∗
6.
Normally “L”. 2 msec period “H” pulse when tape top or tape end is detected.
∗
7.
When transition to UNLOADING direction: L.
When transition to LOADING direction: H.
When CAM motor is stopped: Hi-Z.
When transition to LOADING direction: H.
When CAM motor is stopped: Hi-Z.
∗
8.
When RVS slow: mode 1; L.
When RVS slow: mode 2; L.
When RVS slow: mode 3; H.
When RVS slow: mode 4; L.
When RVS slow: mode 2; L.
When RVS slow: mode 3; H.
When RVS slow: mode 4; L.
5-3
Signal
Pin No.
I/O
I/O Level
ASURA RESET
MA-325
I
Normally “H”, “L” when service interruption is detected or restored
IC161
$º
ASURA CS
MA-325
I
Chip select signal from timer microprocessor. V period “L” pulse
IC161
$¢
S IN
MA-325
I
Serial communication data from timer microprocessor. V period “L” pulse
IC161
$∞
S OUT
MA-325
O
Serial communication data to timer microprocessor. V period “L” pulse
IC161
$§
S CLK
MA-325
I
Serial communication clock from timer microprocessor. V period “L” pulse
IC161
$¶
5-4. SYSTEM CONTROL – SYSTEM CONTROL PERIPHERAL CIRCUIT INTERFACE (MA-325 BOARD IC161)
5-5. SYSTEM CONTROL – Hi-Fi AUDIO BLOCK INTERFACE (MA-325 BOARD IC161)
STOP/
TAPE
TAPE
PB •
PB •
Signal
Pin No.
I/O
FF/
LOADING UNLOADING
PB
PAUSE
SLOW
×
2
CUE
REVIEW
REC
PAUSE
REW
AU ENV
MA-325
I
AF RF envelope signal input terminal for automatic tracking.
IC161
%ª
A MUTE
MA-325
O
L
L
L
L
H
H
H
H
H
L
L
IC161
#¡
(O.D)
AF REC P
MA-325
O
L
L
L
L
L
L
L
L
L
H
L
IC161
2
AF SWP
MA-325
O
*
1
*
1
*
1
*
1
*
1
*
1
*
1
*
1
*
1
*
1
*
1
IC161
FULL ERS
MA-325
O
H
H
H
H
H
H
H
H
H
L
H
IC161
#§
(O.D)
∗
1.
25 Hz (PAL), 30 Hz (NTSC) 50% duty pulse approx. 5 msec delayed from RF SW P.
100
Click on the first or last page to see other SLV-ED8ME / SLV-ED8ML / SLV-EZ8AS / SLV-EZ8NZ / SLV-EZ9AS service manuals if exist.