DOWNLOAD Sony KD-32DX51AUS (serv.man2) Service Manual ↓ Size: 4.31 MB | Pages: 30 in PDF or view online for FREE

Model
KD-32DX51AUS (serv.man2)
Pages
30
Size
4.31 MB
Type
PDF
Document
Service Manual
Brand
Device
TV / SUPPLEMENT-1
File
kd-32dx51aus-sm2.pdf
Date
PREV: Sony KD-32DX51AUS Service Manual

Sony KD-32DX51AUS (serv.man2) Service Manual ▷ View online

A
B
C
D
E
F
G
H
I
J
K
L
M
N
1
2
3
4
5
6
7
8
9
10
11
- 5 -
~ N Board Schematic Diagram [ Digital Terrestrial Signal Decoder ] Page 1/8 ~
100
R3109
PMSSCLK
+1V5D
IREQB
47
R3112
TXD3B
100
R3101
DQ[0-15]
47
R3132
10
C3101
TXD4B
0.1
C3103
PMSDIO
PCE1B
10
C3118
PWR_DWN
47
R3149
IOWRB
CTS1B
AMCK
+2V5D
JEDINT
NAND_ALE,NAND_CLE,NAND_RBB,NAND_SEB
47
R3145
47
R3141
47
R3107
CD2B
RTS1B
PPORT2
YUV_V
EFBLANK3
DBA0,DBA1,DCASB,DCLK,DCLKB,DCSB,DQM0,DQM1,DQS0,DQS1,DRASB,DVREF,DWEB
10
C3100
PMSBS
ADO
47
R3106
JTDO
EVFIELD
GCSB2
PPORT4
47
R3133
100
R3115
0.1
C3108
nRESET
+3V3D
47
R3137
10
C3102
47
R3121
SCL_N
0.1
C3105
STPERRB
47
R3122
PPORT3
+3V3D
INPACKB
PPORT0
RXD1B
ATX
JTMS
CARD_RESET
EFBLANK2
JTDI
PMSPON
47
R3113
0.1
C3130
CVBS
PPORT13/1284_NFAULT
EFBLANK0
PCE0B
YUV_Y
47
R3105
RXD3B
NMI
47
R3152
JTCK
0.1
C3136
47
R3118
47
R3148
47
R3117
CLK27M
SDA_N
RXD4B
JTRST
10
C3138
PPORT12/1284_NSELECTIN
PPORT1
47
R3111
YC_Y
GCSB3
47
R3140
47
R3151
SPKRB/1284_NACK
VS1B
YUV_U
47
R3131
EFBLANK1
PWMOUT
+1V5D
10k
R3120
CD1B
47
R3136
ALRCK
47
R3110
0.1
C3106
IORDB
YC_C
0.1
C3122
DADD[0-12]
VS2B/1284_PERROR
47
R3135
33
R3116
PMSINS
IOSI16B
47
R3126
47
R3139
TXD1B
47
R3127
STSCHGB/1284_BUSY
REGB
ABCK
VDO[0-7],EOVVS,EOVHS,VCK
IR_IN0/DAMON_INTB
47
R3147
GCSB0
EIVHS
GCSB1
EIVVS
SDA_TV
SCL_TV
PPORT42
EVCLK
47
R3154
PCLK
47
R3108
47
R3102
47
R3114
47
R3123
47
R3100
22
RB3105
22
RB3110
22
RB3104
22
RB3106
22
RB3108
22
RB3107
22
RB3109
RADD[0-25]
RDATA[0-15]
22
RB3103
22
RB3102
22
RB3101
22
RB3100
10k
R3119
RSTOUT
SHT2_+3.3V_STRAP
100
R3155
47
R3156
10k
R3157
FOEB
FWEB
FCSB0
FCSB1
GRDYB
0uH
L3100
0uH
L3101
0uH
L3102
0uH
L3103
0uH
L3104
68
R3167
68
R3168
68
R3169
68
R3170
68
R3171
47
R3172
68
R3179
68
R3180
68
R3181
68
R3182
68
R3183
68
R3187
68
R3188
68
R3189
68
R3191
68
R3192
68
R3193
68
R3194
68
R3195
68
R3196
68
R3197
68
R3198
68
R3199
68
R3900
XX
R3901
XX
R3902
10k
R3903
10k
R3906
XX
R3907
R3904
4.7k
R3905
4.7k
10k
R3908
10k
R3909
10k
R3910
XX
R3911
XX
R3912
XX
R3913
47
R3916
47
R3917
100
R3918
100
R3919
XX
R3153
100
R3164
100
R3161
100
R3162
100
R3160
100
R3163
100
R3173
100
R3174
100
R3175
100
R3177
100
R3176
100
R3185
100
R3184
100
R3186
100
R3166
100
R3190
100
R3165
100
R3178
47
R3920
47
R3921
XX
R3922
XX
R3923
XX
R3924
D3100
D3101
D3102
10k
R3925
10k
R3926
10k
R3927
SHT2_+3.3V_STRAP
0uH
R3150
0uH
R3159
0uH
R3146
0uH
R3142
0uH
R3138
0uH
R3144
0uH
R3128
0uH
R3915
0uH
R3134
0uH
R3158
0uH
R3143
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
240
231
232
233
234
235
236
237
238
239
241
242
243
244
255
256
245
246
247
248
249
250
251
252
253
254
257
258
259
260
66
67
68
69
72
70
71
75
73
74
78
76
77
81
79
80
84
82
83
87
85
86
88
131
132
133
137
135
136
134
139 138
140
147
159
146
158
155
143
145
160
144
157
151 150
152
154
148
156
142 141
153
149
264
263
261
262
268
272
271
267
266
265
270
269
UPD61120AF1-100-JN1
IC3100
CMDVCC0
PPORT34
RXD3B
PPORT49
DADD4
DADD5
DADD7
DADD8
DADD11
DRASB
DCLK
DQM0
DQS1
VDD2
DQ9
DQ11
DQ13
DQ15
GND2
PPORT46/CTS0B
RDATA9/HSD1
RDATA2
RDATA10/HSD2
TXD4B
PPORT48/TXD0B
DADD2
DADD6
DADD10
DADD9
DADD12
DCASB
DQM1
DVREF
VDD2
DQ8
DQ10
DQ12
DQ14
GND2
PPORT45/RTS0B
RDATA0
RDATA8/HSD0
RDATA1
TXD3B
PPORT50
DADD3
DADD1
DADD0
DBA1
DBA0
DCSB
DCLKB
DQS0
DQ6
DQ4
DQ2
DQ0
IRIN1
PPORT47/RXD0B
MMCLK/DTR0B
RADD1
HSDE/1284_NACK
RADD0
PKTSTRT/1284_BUSY
RXD4B
OFF1
RADD4
GRDYB
GND
VDD1
SDIN
AVDD1_6
VRCLKIN
RADD6
HSDCLK/1284_PERROR
RADD5
VDD3
GND
AGND1_6
AGND1_266
MCLKIN
RADD24/STPDAT6
RADD7
RADD25/STPDAT7
FCSB0
VDD3
AVDD1_266
CLK27IN
AGND1_162
RADD15/STPCLK
RADD23/STPDAT5
RADD12
VDD1
VDD2
VDD1
VDD1
VDD1
VDD1
AVDD1_162
SYSCLKIN
EVCK
RADD21/STPDAT3
RADD16/STPEN
RADD22/STPDAT4
VDD1
GND
GND
GND
GND
GND
AVSYSCLKIN
AVDD1_16
AGND1_16
FEWB
RADD20/STPDAT2
SMRST0
VDD3
GND
GND
GND
GND
VDD1
GND
AVDD1_18
AGND1_18
RADD18/STPDAT0
RADD14
RADD19/STPDAT1
VDD1
GND
FOEB
SMDAT0
RADD11
VDD1
GND
VAC
CTS1B
MMBCLK/1294_NSTROBE
GCSB0
RDATA15/HSD7
RADD10
SMCLK0
VAY
AGND5
CBPF
MMRINGB/1284_NSELECTIN
RDATA6
RDATA13//HSD5
RDATA7
RDATA14/HSD6
NAND_SEB
GND
GND
GND
DTR1B/PMSDIO
VDD3
VDD1
JTCK
VDD1
GND
GND
CBPC
CBPD
CBPE
AGND4
DSR1B/PMSINS
RDATA11/HSD3
RDATA5
RDATA12/HSD4
NAND_ALE
ATX
ADO
PPORT2
PPORT5/PMSSCLK
DCD1B/PMSPON
TEST
SDA0
JTDI
JTRST
RSTSWB
VAR
AVDD1
AGND2
AVDD3
AVDD4
AVDD5
OFF0
RDATA4
NAND_CLE
TXD1B
ALRCK
ABCK
PPORT1
PPORT4
RI1B/PMSBS
VDD3
GND2
VDD2
GND2
VDD2
GND2
DWEB
DQ7
DQ5
DQ3
DQ1
SCKINOUT
IROUT
STPERRB
MMDOUT/DSR0B
RADD3
SMCLK1
RADD2
SMDAT1
IRIN0
SDOUT
FCSB1
PPORT35
GND
GND
GND
VDD1
MMRST/1284_SELECT
MMMUTEB/RI0B
ACLKIN
RADD8
RADD17/STPSTRT
RADD13
GND
VDD3
MMOFFHOOK/1284_NFAULT
MMDIN/1284_AUTOFD
MMPWRCNT/DCD0B
SMRST1
RADD9
CMDVCC1
VDD3
VDD3
RTS1B
MMFS/1284_INIT
MMHCO
TMODE2
EDINT
SCL0
JTDO
NMI
EIVHS
AGND1
CBPB
AVDD0
VACOMP
AVDD2
RDATA3
NAND_R/BB
GCSB1
RXD1B
PWMOUT
AMCK
PPORT0
PPORT3
TMODE0
TMODE1
SDA1
SCL1
EIVVS
CBPA
AGND0
VAG
AGND3
VAB
JTMS
RSTOUT
0.1
C3104
0.1
C3107
0.1
C3109
0.1
C3110
0.1
C3111
0.1
C3112
0.1
C3113
0.1
C3114
0.1
C3115
0.1
C3116
0.1
C3117
0.1
C3119
0.1
C3120
0.1
C3121
0.1
C3123
0.1
C3124
0.1
C3125
0.1
C3126
0.1
C3127
0.1
C3128
0.1
C3129
0.1
C3131
0.1
C3133
0.1
C3134
0.1
C3135
0.1
C3137
10p
C3132
DVREF
EMMA_RDATA[2]
EMMA_RDATA[5]
EMMA_RADD[5]
DADD[0-12]
EMMA_RDATA[7]
EMMA_RDATA[6]
EMMA_RADD[6]
VDO[7]
EMMA_RADD[0]
EMMA_RADD[3]
EMMA_RDATA[0]
EMMA_RADD[2]
sht1_1.5V
DQ[0-15]
EMMA_RDATA[4]
NAND_CLE
EMMA_RADD[11]
EMMA_RDATA[1]
EMMA_RADD[13]
EMMA_RADD[9]
NAND_RBB
EMMA_RADD[8]
EMMA_RADD[4]
GCSB2
NAND_ALE
NAND_SEB
EMMA_RADD[7]
EMMA_RADD[10]
EMMA_RADD[1]
EMMA_RADD[12]
EMMA_RDATA[3]
EOVHS
VCK
EMMA_RADD[24]
EMMA_RADD[25]
EMMA_RADD[15]
EMMA_RADD[21]
EMMA_RADD[16]
EMMA_RDATA[8]
EMMA_RADD[20]
EMMA_RADD[18]
EMMA_RADD[19]
VDO[3]
VDO[5]
EMMA_RADD[17]
VDO[0]
VDO[1]
GCSB0
EMMA_RDATA[15]
VDO[2]
RADD[17]
RADD[16]
RADD[14]
RADD[15]
RADD[8]
RADD[7]
RADD[9]
RADD[6]
RADD[3]
RADD[2]
RADD[4]
RADD[5]
RADD[1]
RADD[0]
EMMA_RADD[14]
EMMA_RADD[17]
EMMA_RADD[16]
EMMA_RADD[15]
EMMA_RADD[14]
EMMA_RADD[8]
EMMA_RADD[9]
EMMA_RADD[7]
EMMA_RADD[6]
EMMA_RADD[3]
EMMA_RADD[5]
EMMA_RADD[4]
EMMA_RADD[2]
EMMA_RADD[1]
EMMA_RADD[0]
EMMA_RDATA[14]
EMMA_RDATA[13]
EMMA_RDATA[12]
EMMA_RDATA[11]
EMMA_RDATA[10]
EMMA_RDATA[9]
EMMA_RDATA[8]
EMMA_RDATA[7]
EMMA_RDATA[6]
EMMA_RDATA[5]
EMMA_RDATA[4]
EMMA_RDATA[3]
EMMA_RDATA[2]
EMMA_RDATA[1]
EMMA_RDATA[0]
RDATA[14]
RDATA[13]
RDATA[12]
RDATA[11]
RDATA[9]
RDATA[8]
RDATA[10]
RDATA[7]
RDATA[5]
RDATA[4]
RDATA[6]
RDATA[3]
RDATA[1]
RDATA[0]
RDATA[2]
RDATA[15]
EMMA_RDATA[15]
FWEB
VDO[6]
VDO[4]
DADD[4]
DADD[5]
DADD[7]
DADD[8]
DADD[11]
DRASB
DCLK
DQM0
DQS1
DQ[9]
DQ[11]
DQ[13]
DQ[15]
DADD[2]
DADD[6]
DADD[10]
DADD[9]
DADD[12]
DCASB
DQM1
DQ[8]
DQ[10]
DQ[12]
DQ[14]
DADD[3]
DADD[1]
DADD[0]
DBA1
DBA0
DCSB
DCLKB
DQS0
DQ[6]
DQ[4]
DQ[2]
DQ[0]
DWEB
DQ[7]
DQ[5]
DQ[3]
DQ[1]
GRDYB
EMMA_RDATA[11]
EMMA_RDATA[12]
EMMA_RDATA[9]
EMMA_RDATA[10]
EMMA_RDATA[14]
EMMA_RDATA[13]
EOVVS
RADD[22]
RADD[25]
RADD[18]
RADD[21]
EMMA_RADD[22]
EMMA_RADD[25]
EMMA_RADD[18]
EMMA_RADD[21]
EMMA_RADD[10]
EMMA_RADD[13]
RADD[13]
RADD[20]
RADD[19]
RADD[12]
RADD[10]
RADD[11]
EMMA_RADD[11]
EMMA_RADD[12]
EMMA_RADD[19]
EMMA_RADD[20]
EMMA_RADD[24]
EMMA_RADD[23]
RADD[23]
RADD[24]
EMMA_RADD[22]
EMMA_RADD[23]
STSCHGB/1284_BUSY
SPKRB/1284_NACK
THESE CAPACITORS TO BE PLACED UNDERNEATH BGA
THESE CAPACITORS TO BE PLACED UNDERNEATH BGA
THESE CAPACITORS TO BE PLACED UNDERNEATH BGA
THESE CAPACITORS TO BE PLACED UNDERNEATH BGA
FIT FOR
JTAG
EJTAG
FIT FOR
EJTAG
FIT FOR
FIT FOR
JTAG
ALL JIG LANDS TO BE PLACED ON SIDE B
N
1/8
N..-32DX51AUS
16V
16V
16V
16V
XX
16V
XX
XX
EMMA2LITE DIGITAL MICRO
DIGITAL TERRESTRIAL SIGNAL DECODER
COMPONENTS MARKED AS XX ARE NOT FITTED ON THIS MODEL
A
B
C
D
E
F
G
H
I
J
K
L
M
N
1
2
3
4
5
6
7
8
9
10
11
- 6 -
~ N Board Schematic Diagram [ Digital Terrestrial Signal Decoder ] Page 2/8 ~
+3V3D
1k
R3238
RDATA[0-15]
10k
R3249
39
R3248
10k
R3250
ATX
0.1
C3214
0.1
C3217
13.5MHz
X3200
PWMOUT
CLK27M
25V
0.1
C3208
25V
0.1
C3209
0.1
C3221
0.1
C3223
+2V5D
DADD[0-12]
DBA0,DBA1,DCASB,DCLK,DCLKB,DCSB,DQM0,DQM1,DQS0,DQS1,DRASB,DVREF,DWEB
DQ[0-15]
0.1
C3222
0.1
C3220
EVCLK
EIVHS
8
7
6
5
4
3
2
1
FS6128-04
IC3204
XIN
Vdd
XTUNE
Vss
CLK
NC
Vss
XOUT
NAND_ALE,NAND_CLE,NAND_RBB,NAND_SEB
+3V3D
+3V3D
+3V3D
XX
R3207
XX
R3208
1k
R3216
1k
R3224
1k
R3232
XX
R3237
1k
R3236
1k
R3230
1k
R3229
XX
R3223
XX
R3231
1k
R3222
XX
R3235
XX
R3228
XX
R3221
XX
R3219
1k
R3206
XX
R3209
XX
R3217
1k
R3218
XX
R3225
XX
R3226
1k
R3227
XX
R3233
1k
R3234
SHT2_+3.3V_STRAP
470
R3251
XX
R3252
0
R3253
FOEB
FCSB1
FCSB0
FWEB
25V
0.1
C3205
0uH
L3202
25V
0.1
C3225
0uH
L3206
0uH
L3204
1000p
C3218
C3227
XX
L3203
XX
C3207
XX
C3210
XX
R3240 XX
R3241
XX
R3245
XX
R3246
XX
R3247
XX
C3212
XX
R3244
XX
R3243
XX
0
R3257
XX
R3256
XX
R3210
XX
R3258
16V
4.7
C3206
16V
4.7
C3204
1/10W
1k
R3262
XX
R3263
1/10W
100
R3260
1/10W
100
R3261
R3264
XX
FWEB
nCE_NAND
nCE_NAND
nSE_NAND
nSE_NAND
FOEB
C3228
0.1
C3229
0.1
GND
1000p
C3230
1p
C3213
1p
C3215
2.2k
R3211
2.2k
R3213
2.2k
R3212
2.2k
R3214
2.2k
R3220
XX
R3215
48
9
53
56
1
49
50
51
2
55
54
52
345678
47
10
46
45
44
43
42
11
12
13
14
15
41
40
39
38
37
36
35
16
17
18
19
20
21
22
34
33
23
24
32
25
31
30
29
26
27
28
57
58
59
60
61
62
63
64
65
66
IC3205
EDD1216AATA-6B-E
VDD
DQ0
VDDQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
NC
VDDQ
LDQS
NC
VDD
NC
LDM
WE
CAS
RAS
CS
NC
BS0
BS1
A10
A0
A1
A2
A3
DQ15
VSS
A4
A5
A6
A7
A8
A9
A11
A12
NC
CKE
CLK
CLK
UDM
VSS
VREF
NC
UDQS
VSSQ
NC
DQ8
VDDQ
DQ9
DQ10
VSSQ
DQ11
DQ12
VDDQ
DQ13
DQ14
VSSQ
VSS
VDD
R3265
0
R3266 XX
R3267
1k
25V
0.1
C3231
nNAND_WP
nNAND_WP
1
44
43
42
41
40
39
38
234567
37
36
35
8
91
0
32
31
30
29
28
27
13
14
15
16
17
18
19
26
25
24
23
20
21
22
IC3207
Vss
CLE
ALE
WE
WP
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
I/O1
I/O2
I/O3
I/O4
Vss
Vcc
I/O5
I/O6
I/O7
I/O8
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
GND
RY/BY
RE
CE
Vcc
VDO[0-7],EOVVS,EOVHS,VCK
6.3V
100
C3224
16V
4.7
C3232
C3211
XX
R3242 XX
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3203
 
L VDD
SELECT
VCO
FINA
FINB
PFD OUT
L GND
NC
PFD INH
VCO INH
VCO GND
VCO IN
R BIAS
VDD
48
43
6
5
46
4
3
2
1
47
45
44
42
41
37
38
39
40
12
10
11
9
8
7
36
31
32
33
34
35
18
17
16
15
14
13
30
29
28
27
26
25
24
23
22
21
20
19
IC3206
XX
NC
NC
NC
NC
NC
SE
RB
FOE
CE
NC
NC
VCC
VSS
NC
NC
CLE
ALE
WE
WP
NC
NC
NC
NC
NC
NC
NC
NC
NC
I/O1
I/O2
IO/3
IO/4
NC
NC
NC
VSS
VCC
NC
NC
NC
IO/5
IO/6
IO/7
IO/8
NC
NC
NC
NC
0.1
C3219
RDATA[10]
RDATA[2]
RDATA[5]
RDATA[4]
RDATA[12]
RDATA[15]
RDATA[13]
RDATA[0]
RDATA[1]
RDATA[6]
RDATA[9]
ATX
RDATA[8]
RDATA[11]
RDATA[14]
RDATA[7]
NAND_ALE
NAND_CLE
DADD[6]
DQM0
DQ[4]
DQS0
DADD[5]
DQ[14]
DQ[10]
DQ[3]
DQ[2]
DQ[0]
DRASB
DQ[15]
DVREF
DQ[1]
DQM1
DADD[10]
DQS1
DADD[11]
DADD[3]
DQ[11]
DADD[0]
DQ[8]
DQ[7]
DCASB
DQ[6]
DADD[12]
DADD[1]
DQ[12]
DADD[9]
DQ[9]
DBA1
DQ[13]
DADD[2]
DADD[8]
DBA0
DADD[4]
DCSB
DWEB
DADD[7]
DQ[5]
CLK_PSU_FILT
RDATA[0]
RDATA[1]
RDATA[3]
RDATA[4]
RDATA[5]
RDATA[7]
RDATA[6]
RDATA[2]
NAND_SEB
DCLK
DCLKB
RDATA[3]
RDATA[0]
RDATA[1]
RDATA[2]
RDATA[3]
RDATA[4]
RDATA[5]
RDATA[6]
RDATA[7]
NAND_RBB
NAND_CLE
NAND_ALE
NAND_RBB
SIGN10540
DVREF
EOVVS
DDR SDRAM
STRAP PINS
27MHz CLOCK GENERATION
NAND FLASH
H_PLL
PLACE THESE CAPACITORS CLOSE TO IC PINS.
PLL
PLACE R3258 CLOSE TO IC3205
BIG ENDIAN
FULL MERGE
FULL MERGE
FIXED (DEBUG)
166MHz MAIN CPU CLOCK
166MHz MAIN CPU CLOCK
EDINT DISABLED
132.75 MHz DDR CLK
132.75 MHz DDR CLK
132.75 MHz DDR CLK
ROM BUS BIG ENDIAN
EXTERNAL BOOT
8 BIT MODE
NAND BOOT FCSB1
RESERVED
RESERVED
RESERVED
BOOT FROM DaMON FLASH
RDATA[0]     = 1   -> MIPS32 IS BIG-ENDIAN
RDATA[2:1]   = 10  -> FULL MERGE MODE
RDATA[3]     = 0   -> FIXED (DEBUG)
RDATA[5:4]   = 01  -> VRCLK = 166 MHz
RDATA[6]     = 0   -> EDINT DISABLED
RDATA[9:7]   = 011 -> MEMORY MCLK = 133 MHz
RDATA[10]    = 1   -> ROM IS BIG ENDIAN
RDATA[11]    = 0   -> NAND FLASH IS 256Mb OR LESS
RDATA[12]    = 1   -> USE INTERNAL BOOT ROM
RDATA[15:13] = 000 -> USE NAND FLASH
ATX (SPDIF)  = 1   -> USE FCS1B FOR NAND BOOT
 
N
2/8
N..-32DX51AUS
TC58V64BTG(YBDL)-BL1-01AUS
XX
NAND FLASH MEMORY
DDR SDRAM MEMORY
27MHZ CLOCK GENERATING IC
COMPONENTS MARKED AS XX ARE NOT FITTED ON THIS MODEL
A
B
C
D
E
F
G
H
I
J
K
L
M
N
1
2
3
4
5
6
7
8
9
10
11
- 7 -
~ N Board Schematic Diagram [ Digital Terrestrial Signal Decoder ] Page 3/8 ~
RDATA[0-15]
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
74LVT245PW
IC3311
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
!OE!
Vcc
IN_TSD[0-7]
RADD[0-25]
FOEB
IN_TS_BCLK,IN_TS_PVAL,IN_TS_PSYNC
nCIPC_EN
nCIPC_EN
nCI_EN
nCIPC_EN
nCIPC_EN
nCIPC_EN
nCI_EN
nCI_EN
nPC_EN
nPC_EN
nPC_EN
nBYPASS_EN
nBYPASS_EN
DIR
0uH
FB3300
+3V3D
+3V3D_31
25V
0.1
C3301
+3V3D_31
25V
0.01
C3306
+3V3D_31
25V
0.01
C3303
+3V3D_31
25V
0.01
C3315
+3V3D_31
25V
0.01
C3312
+3V3D_31
25V
0.01
C3316
+3V3D_31
25V
0.01
C3313
25V
0.01
C3317
+3V3D_31
25V
0.01
C3314
+3V3D_31
25V
0.01
C3318
+3V3D_31
25V
0.01
C3311
+3V3D_31
25V
0.01
C3309
+3V3D_31
25V
0.01
C3308
8765
4
3
2
1
LM3525MX-H
IC3300
EN
FLAG
GND
NC
NC
OUT
IN
OUT
0uH
FB3301
+5VD
XX
R3302
CHIP
1k
R3300
1k
R3301
CI_PWR_EN
1/10W
10k
R3304
16V
1
C3307
25V
0.1
C3302
1/10W
1k
R3303
+3V3D_31
25V
0.01
C3310
CI_EN
PCCARD_EN
CI_BYPASS
FWEB
nPC_EN
nBYPASS_EN
nCI_EN
DIR
+3V3D_31
25V
0.01
C3304
R3308
100
DIR
100
R3306
IREQB
CD1B
CD2B
VS1B
nCI_WAIT
IORDB
IOWRB
CARD_RESET
REGB
IOSI16B
PCE0B
FWEB
GCSB3
4.7
C3305
16V
4.7
16V
C3319
16V
4.7
C3300
16V
4.7
C3320
10k
R3310
10k
R3311
10k
R3312
10k
R3313
10k
R3314
XX
R3315
0
R3316
4.7k
R3317
INPACKB
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
74LVT245PW
IC3307
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
B7
B6
B5
B4
B3
B2
B1
B0
!OE!
Vcc
10k
R3318
PCE1B
XX
R3319
0
R3320
25V
0.01
C3321
+3V3D_31
nCIPC_DATA_EN
nPC_DATA_EN
nPC_DATA_EN
nCIPC_DATA_EN
1000p
C3322
100
R3321
0.01
C3323
+3V3D_31
nDELAY_IOWR
nIOWR
nDELAY_IOWR
XX
R3322
XX
R3323
nIOWR
1/10W
100
R3324
47
R3325
XX
R3326
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
BLK
68P
CN3300
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3303
1A
1B
1Y
2A
2B
2Y
GND
3Y
3A
3B
4Y
4A
4B
Vcc
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3315
1A
1B
1Y
2A
2B
2Y
GND
3Y
3A
3B
4Y
4A
4B
Vcc
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3316
1A
1Y
2A
2Y
3A
3Y
GND
4Y
4A
5Y
5A
6Y
6A
Vcc
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3302
!OE1!
A0
A1
A2
A3
A4
A5
A6
A7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
!OE2!
Vcc
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3304
!OE1!
A0
A1
A2
A3
A4
A5
A6
A7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
!OE2!
Vcc
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3305
!OE1!
A0
A1
A2
A3
A4
A5
A6
A7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
!OE2!
Vcc
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3306
!OE1!
A0
A1
A2
A3
A4
A5
A6
A7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
!OE2!
Vcc
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3310
!OE1!
A0
A1
A2
A3
A4
A5
A6
A7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
!OE2!
Vcc
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3314
!OE1!
A0
A1
A2
A3
A4
A5
A6
A7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
!OE2!
Vcc
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3313
!OE1!
A0
A1
A2
A3
A4
A5
A6
A7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
!OE2!
Vcc
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3309
!OE1!
A0
A1
A2
A3
A4
A5
A6
A7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
!OE2!
Vcc
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3308
!OE1!
A0
A1
A2
A3
A4
A5
A6
A7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
!OE2!
Vcc
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
IC3312
!OE1!
A0
A1
A2
A3
A4
A5
A6
A7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
!OE2!
Vcc
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
SN74LVC541APWR
IC3301
!OE1!
A0
A1
A2
A3
A4
A5
A6
A7
GND
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
!OE2!
Vcc
nREG
MDI[4]
CA[2]
MDI[0]
MDI[6]
CA[5]
nCE1
CA[11]
MDI[5]
CA[3]
MDI[1]
CD[6]
MDO[5]
MDO[7]
CA[9]
CA[8]
CD[0]
CD[7]
MDI[2]
CD[3]
MDO[3]
CD[4]
CA[6]
CD[2]
CA[0]
MDO[4]
CD[1]
MOVAL
MOSTRT
MDO[6]
CA[4]
MDI[3]
CA[7]
PCCARD_RST
CD[5]
CA[1]
CA[8]
CA[9]
CA[10]
CA[11]
RADD[0]
RADD[1]
RADD[3]
RADD[4]
RADD[5]
RADD[6]
RADD[7]
RADD[8]
RADD[10]
RADD[11]
RDATA[8]
RDATA[9]
RDATA[10]
RDATA[11]
RDATA[12]
RDATA[13]
RDATA[14]
RDATA[15]
CD[0]
CD[1]
CD[2]
CD[3]
CD[4]
CD[5]
CD[6]
CD[7]
MDI[0]
MDI[1]
MDI[2]
MDI[3]
MDI[4]
MDI[5]
MDI[6]
MDI[7]
MICLK
MISTRT
MIVAL
MIVAL
MISTRT
MICLK
MDI[7]
MDI[7]
MDI[7]
MDI[6]
MDI[6]
MDI[5]
MDI[5]
MDI[4]
MDI[4]
MDI[3]
MDI[3]
MDI[2]
MDI[2]
MDI[1]
MDI[1]
MDI[0]
MDI[0]
MISTRT
MIVAL
MOVAL
MOSTRT
MOCLK
MOCLK
MDO[0]
MDO[1]
MDO[2]
MDO[0]
MDO[1]
MDO[2]
MDO[3]
MDO[4]
MDO[5]
MDO[6]
MDO[7]
MDO[0]
MDO[1]
MDO[2]
MDO[3]
MDO[4]
MDO[5]
MDO[6]
MDO[7]
RADD[12]
RADD[13]
RADD[14]
CA[12]
CA[13]
CA[14]
RADD[17]
RADD[16]
RADD[15]
RADD[19]
RADD[25]
RADD[24]
RADD[23]
RADD[22]
RADD[21]
RADD[18]
RADD[20]
RDATA[1]
RDATA[7]
RDATA[6]
RDATA[5]
RDATA[4]
RDATA[3]
RDATA[2]
nIREQ
nCD1
nCD2
VS1
nWAIT
RADD[18]
RADD[19]
RADD[20]
RADD[21]
RADD[22]
RADD[23]
RADD[24]
RADD[25]
RADD[16]
RADD[15]
RADD[17]
nCARD_WE
nCE2
nIORD
nIOSI16
nREG
PCCARD_RST
nIORD
nCE2
nCARD_WE
nCE1
REGB
CARD_RESET
IORDB
FWEB
CA[12]
CA[13]
CA[14]
CARD_OEB
CARD_OEB
RADD[21]
RADD[18]
RADD[19]
RADD[20]
RADD[22]
RADD[23]
RADD[24]
RADD[25]
RDATA[0]
IN_TSD[0]
IN_TSD[1]
IN_TSD[2]
IN_TSD[4]
IN_TSD[5]
IN_TSD[6]
IN_TSD[7]
IN_TS_PVAL
IN_TS_PSYNC
IN_TS_BCLK
IN_TS_PVAL
IN_TS_PSYNC
IN_TS_BCLK
IN_TSD[0]
IN_TSD[1]
IN_TSD[2]
IN_TSD[3]
IN_TSD[4]
IN_TSD[5]
IN_TSD[6]
IN_TSD[7]
RADD[16]
RADD[17]
RADD[15]
nCIPC_EN
nCI_EN
nPC_DATA_EN
+3V3D_31
+3V3D_31
+3V3D_31
CA[3]
CA[6]
CA[2]
CA[5]
CA[0]
RADD[2]
CA[7]
CA[4]
CA[1]
RADD[9]
nCIPC_EN
CA[10]
nCI_EN
nCI_WAIT
CD1B
CD2B
VS1B
IREQB
nWAIT
VS1
nCD2
nCD1
IOWRB
INPACK
nIREQ
INPACK
INPACKB
nIOSI16
GCSB3
MICLK
CARD_VCC
IN_TSD[3]
11
6
9
10
TS_IN[7:0] FROM PCI
ADD[25:18]
ADD[17:15]
TS_BCLK,
TS_PSYNC,
TS_EN
FROM PCI
TS_BCLK,
TP_SYNC,
TP_EN /
A[17:15] 
TO DMX
8
7
D[7:0]
TS[7:0] TO DMX
3
2
12
13
D[15:8]
1
4
BYPASS MODE
A[25:15] /
 TS TO DMX
PCCARD MODE HI ADDRESS
TS_BCLK,
TS_PSYNC,
TS_EN
FROM PCI
TS_IN[7:0] FROM PCI
D3
GND
D4
D5
D6
D7
CE1#
A10
CARD_OEB
A11
A9
A8
A13
A14
WE#
IREQ#
VCC
VPP1
MIVAL/A16
MCLKI/A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
IOIS16#
GND
GND
CD1#
MDO3/D11
MDO4/D12
MDO5/D13
MDO6/D14
MDO7/D15
CE2#
VS1#
IORD#
IOWR#
MISTRT/A17
MDI0/A18
MDI1/A19
MDI2/A20
MDI3/A21
VCC
VPP2
MDI4/A22
MDI5/A23
MDI6/A24
MDI7/A25
MCLK0/VS2#
RESET
WAIT#
INPACK#
REG#
MOVAL/SPKR#
MOSTRT/STSCHG#
MDO0
MDO1
MDO2
CD2#
GND
N
3/8
N..-32DX51AUS
5
TO PCMCIA CARD
SN74LVC541APWR
74LVC541APW
SN74LVC541APWR
SN74LVC541APWR
SN74LVC541APWR
74LVC541APW
74LVC541APW
BUFFER
BUFFER
BUFFER
BUFFER
BUFFER
BUFFER
BUFFER
BUFFER
BUFFER
BUFFER
LOGIC
BI DIRECTIONAL BUFFER
BI DIRECTIONAL BUFFER
COMMON INTERFACE
POWER SWITCH
COMPONENTS MARKED AS XX ARE NOT FITTED ON THIS MODEL
SN74LVC541APWR
SN74LVC541APWR
SN74LVC541APWR
SN74LVC541APWR
SN74LVC541APWR
SN74LVC541APWR
A
B
C
D
E
F
G
H
I
J
K
L
M
N
1
2
3
4
5
6
7
8
9
10
11
- 8 -
~ N Board Schematic Diagram [ Digital Terrestrial Signal Decoder ] Page 4/8 ~
+5VA
YUV_Y_OUT
1k
R3427
1k
R3428
CVBS
CVBS_OUT
YUV_V
75
R3435
YUV_U_OUT
220
R3423
YUV_V_OUT
R3433 75
YUV_U
0.01
C3404
470
R3406
XX
R3416
YUV_Y
YC_C
1k
R3429
75
R3436
0.1
C3405
1k
R3430
220
R3424
75
R3434
YC_Y
0
R3440
+5VA
0
R3441
AMCK
XX
R3443
ADO
ALRCK
ABCK
XX
R3442
10k
R3450
16V
4.7
C3421
39k
R3452
0uH
FB3401
1k
R3444
10k
R3448
15k
R3449
15k
R3451
39k
R3453
39k
R3446
8
7
6
5
4
3
2
1
IC3401
NJM3404AM-TE1
A_OUT
A-IN
A+IN
V-
B+IN B-IN B_OUT V+
16V
4.7
C3422
25V
0.1
C3423
39k
R3447
25V
0.01
C3424
1k
R3445
LEFT_N
RIGHT_N
1608
100p
C3419
100p
C3420
16V
1
C3427
16V
1
C3426
JL3407
+9VA
0uH
FB3402
25V
0.1
C3414
25V
0.1
C3416
0uH
FB3400
10p
C3408
10p
C3409
10p
C3410
10p
C3411
220
R3422
220
R3421
820
R3408
470
R3407
470
R3415
Q3412
1k
R3456
75
R3457
FASTBLK
FASTBLK_GPIO
XX
C3428
XX
C3429
50V
C3430
560p
10k
R3458
10k
R3459
10k
R3460
10k
R3463
25V
0.1
C3431
25V
0.1
C3432
25V
0.1
C3433
Q3413
Q3414
Q3415
470
R3464
470
R3465
470
R3466
Q3416
Q3417
Q3418
6.3V
100
C3434
6.3V
100
C3435
6.3V
100
C3436
470
R3469
100
R3471
330p
C3437
XX
C3438
XX
C3439
R3476
XX
R3477
XX
470
R3475
470
R3474
150
R3467
R3478
XX
R3479
XX
16V
1
C3440
16V
1
C3441
AUDIO_MUTE
10
R3484
0
R3485
0
R3486
12k
R3400
15k
R3401
150
R3468
150
R3470
47
R3472
10k
R3454
10k
R3455
100
R3480
100
R3481
100
R3482
100
R3483
Q3422
XX
Q3421
XX
XX
C3442
XX
C3443
XX
R3487
XX
R3488
XX
R3489
XX
R3490
YC_C
YC_Y
YC_Y_OUT
YC_C_OUT
XX
R3493
XX
R3494
Q3408
Q3406
Q3407
Q3409
Q3400
6.3V
100
C3400
16V
10
C3425
16V
10
C3403
Q3403
R3491
XX
R3492
XX
2SC2412K-T-146-R
Q3420
2SC2412K-T-146-R
Q3419
15k
R3461
22k
R3462
8765
4
3
2
1
SM5883AS-G-E2
IC3400
DATA
BCKI
LRCK
MCK
RO
VSS
VDD
LO
390
R3473
DAC_R
DAC_L
COMPOSITE
VIDEO
 ALLOW L/R
CHANNEL SWAP
AUDIO DAC CIRCUIT
AMPLIFIER GAIN = 2.0
VIDEO CIRCUIT
N
4/8
N..-32DX51AUS
2SA1037AK
2SC2412K
2SA1037AK
2SC2412K
2SC2412K
2SC2412K
2SC2412K
2SC2412K
2SC2412K
2SA1037AK
2SC2412K
2SA1037AK
2SC2412K
DIGITAL AUDIO DAC
COMPONENTS MARKED AS XX ARE NOT FITTED ON THIS MODEL
Page of 30
Display

Click on the first or last page to see other KD-32DX51AUS (serv.man2) service manuals if exist.

RANDOM: