Sony AVD-S10 Service Manual ▷ View online
57
AVD-S10
IC605 SN74HC153ANS (IO Board)
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
2G
2C3
2C2 2C1 2C0
2Y
VCC
2C3
2C2 2C1 2C0
2G
2Y
A
DATA INPUTS
B
B
A
A
B
B
A
A
1G
1C3 1C2
1C1 1C0
1Y
1G
B
1C3 1C2
1C1
1C0
1Y
GND
DATA INPUTS
OUTPUT
OUTPUT
IC606 MC14052BDR2 (IO Board)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
Y0
X2
VDD
X1
X
X0
X3
A
B
VSS
VEE
INH
Y1
Y3
Y
Y2
DECODER
WITH
INHIBIT
IC671 BU1924F-E2 (IO Board)
ANALOG
DIGIT
AL
RCLK
NC
XO
XI
VSS2
T2
VDD2
T1
QUAL
RD
ATA
VREF
MUX
VDD1
VSS1
VSS3
CMP
1
4
3
6
5
8
7
2
14
15
16
13
12 11 10
9
CLOCK
PLL 57kHz
RDS/ARI
COMPARATOR
8th SWITCHED
CAPACITOR
FILTER
ANTI-ALIASING
FILTER
BIPHASE
DECODER
PLL
1187.5Hz
DEFFERENTIAL
DECODER
TEST
IC701, 702
NJM2279M-TE2 (VIDEO Board)
NJM2279M-TE2 (VIDEO Board)
SW 1 2
IN 2
3
IN 3
1
MUTE 2 4
OUT 2
5
GND 2 6
GND 1 7
SW 2
13
IN 1
12
VEE
14
MUTE 1
11
OUT 1
10
NC
9
VCC
8
1
2
58
AVD-S10
IC704 BA7660FS-E2 (COMPONENT Board)
VCC
VCC
OUTA1
OUTA2
MUTE
OUTB1
OUTB2
BIAS
N.C.
OUTC1
OUTC2
MUTE
INA
GND
INB
GND
N.C.
INC
GND
BIAS
6dB
6dB
BIAS
75
75
75
6dB
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
IC802 MSM9202-05GS-KDR1 (FL Board)
39
33 S29
S35
55
40 G1
G16
5
32
S28
S1
1
P1
Port
Driver
Control
Circuit
8bit
Register
Shift
Command
Decoder
Grid
Driver
2
P2
3
AD2
AD
Driver
Segment
Driver
CGROM
CGROM
248wX35b
DCROM
16wX8b
Address
Selector
8wX35b
ADROM
16wX2b
Digit
Control
Duty
Control
Oscillator
Timing
Generator 1
Timing
Generator 2
4
AD1
56 VFL
57 GND
58 OSC0
59 OSC1
60 RST
61 CS
62 CLK
63 DAT
64 VDD
Read
Address
Counter
Write
Address
Counter
59
AVD-S10
5-28. IC Pin Function Descriptions
• IC103
MB91307APFV-G-BND-E1 (System Control) (DVD Board)
Pin No.
1 to 5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
I/O
O
O
O
O
–
–
–
I
I
I
I
I
I
I
I
I
I
O
–
–
I
O
O
I
O
O
I
O
O
–
O
O
–
I/O
O
O
–
–
–
–
–
I
O
O
I
O
O
–
–
–
Pin Name
HA17 - 21
HA22
WP
TRM/XKRCS
AVCC
AVRH
AVSS
AN0
AN1
AN2
AN3
INT0
INT1
INT2
INT3
INT4
INT5
INT6
INT7
VCC
SI0
SO0
SC0
SI1
SO1
SC1
SI2
SO2
SC2
VSS
XRST
XARPRST
RGBSEL/MICMUTE
SDA
SCL
TRM+/XKRRST
EUROV/Y/CLPSW1
DISCEXT/CLPSW0
MD0
MD1
MD2
DREQ0
DACK0
XDRVMUTE
DREQ1
DACK1
XIFCS
VSS
X1
X0
Description
Address signal output
Address signal output (not used)
I2C EEPROM write protect signal output
Chip select signal output to IC801(CXD2752R)
Analog power supply
A/D converter reference voltage supply
Analog ground
Region setting input
Model setting input
Destination setting input
Not used (pull-up)
Interrupt signal input from IC503(AV Decoder)
Interrupt signal input from IC302(CXD9635R/ARP)
Interrupt signal input from IC302(CXD9635R/SDSP)
FGA interrupt signal input
Interrupt signal input from IC901(CPU)
Interrupt signal input from IC801(CXD2752R)
Soft mute control signal output to IC801(CXD2752R)
Not used
Power supply
Serial data input from IC901(CPU)
Serial data output to IC901(CPU)
Serial clock output to IC901(CPU)
Serial data input from IC801(CXD2752R)
Serial data output to IC801(CXD2752R)
Serial clock output to IC801(CXD2752R)
RS-232C data input for debugging
RS-232C data output for debugging
RS-232C clock input or output for debugging
Ground
System reset signal output
Reset signal output to IC302(CXD9635R/ARP)
Not used
I2C data input or output
I2C clock output
Data request selection signal output (DVD : L, SACD : H)
Not used
Not used
Operation mode setting (connected to Vcc)
Operation mode setting (connected to Ground)
Operation mode setting (connected to Ground)
DMA-REQ1 signal input
DMA-ACK1 signal output
Drive mute control signal output to IC401
DMA-REQ0 signal input
DMA-ACK0 signal output
Chip select signal output to IC901(CPU)
Ground
Clock (oscillator) output
Clock (oscillator) input
60
AVD-S10
Pin No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85 to 100
101
102 to 109
110
111 to 118
119
120
I/O
–
I
I
O
–
O
O
O
O
–
O
–
I
I
I
O
O
O
–
–
–
I
O
I
–
–
O
O
I
O
I/O
–
O
–
O
–
O
Pin Name
VCC
CKSW1
OCSW1
CS0X
CS1X
CS2X
CS3X
CS4X
CS5X
C
CS6X
CS7X
XWAIT
BGRNTX
BRQ
XRD
XWRH
XWRL
XMIX
HSTX
VSS
XFRRST
CPUCK
OCSW2
XDACK
VESCS/X39CS
48/44.1K
WIDE
MAMUTE
XLDON
HD0 -15
VSS
HA0 - 7
VCC
HA8 - 15
VSS
HA16
Description
Power supply
Chucking switch (Tray SW1) signal input
Open/Close switch (Tray SW2) signal input
Chip select signal output to external ROM
Not used
Chip select signal output to AVD SDRAM
Chip select signal output to AVD R-BUS
Chip select signal output to IC302(CXD8635R/ARP)
Chip select signal output to IC302(CXD8635R/SDSP)
Terminal for built-in regulator bypass capacitor
FGA CS output
Not used
external WAIT signal input
External bus open aclnowledge signal input (pull-up)
External bus open request signal input
External bus read enable signal output
Write signal output for upper byte
Write signal output for lower byte
Not used
Not used (pull-up)
Ground
Reset signal input
CPU clock output
Tray switch signal input
Not used (pull-up)
Not used (pull-up)
PLL IC control signal output
Video wide offset control signal output
IFOK signal input from IC901(CPU)
Laser diode mute control signal output
External data bus bits 0 - 15
Ground
Address signal output
Power supply
Address signal output
Ground
Address signal output
Click on the first or last page to see other AVD-S10 service manuals if exist.