DOWNLOAD Sony STR-DG500 / STR-DG600 Service Manual ↓ Size: 8.46 MB | Pages: 83 in PDF or view online for FREE

Model
STR-DG500 STR-DG600
Pages
83
Size
8.46 MB
Type
PDF
Document
Service Manual
Brand
Device
Audio
File
str-dg500-str-dg600.pdf
Date
PREV: Sony HCD-GX470 / HCD-GX570 (serv.man2) Service Manual

Sony STR-DG500 / STR-DG600 Service Manual ▷ View online

53
STR-DG500/DG600
IC102  F2602E-01-TR (XM BOARD) (STR-DG600: US, CND)
IC103  TC74VHC541FT(EL) (XM BOARD) (STR-DG600: US, CND)
IC105  PCM1753DBQR (XM BOARD) (STR-DG600: US, CND)
37
34
I2S_DATA
HSDP_EN
VSS
HSDP_CLK
VDD
HSDP_DATA
VSS
TEST
VSS
OSC_IN
VDD
VSS
OSC_OUT
HIGH SPEED
DATA PORT
(HSDP)
35
32
33
30
31
28
29
26
27
25
36
38
VSS
INTER-IC SOUND (I2S)
SAII
39
I2S_SCLK
I2S_LRCLK
I2S_OCLK
SAII_CLK
SAII_DATA
SAII_EN
40
VDD
41
42
VSS
43
44
VSS
45
46
VDD
47
48
24 VSS
23 COMM_TX_P
COMM I/F
22 COMM_TX_M
21 VSS
20 VDD
19 COMM_RX_M
18 COMM_RX_P
COMM_TX_EN
COMM_TX_DIG
COMM_RX_DIG
17 VDD
16 VSS
15
14
13
OSC
COMM ENGINE
RAM
3
LSDP_TXRX
VSS
SC_TX_OUT
VDD
SC_RX_IN
VSS
COMMAND_SEL
VDD
IRQ
VSS
SLAVE_SEL
RESET
2
5
4
7
6
9
8
11
10
12
1
LOW SPEED
DATA PORT
(LSDP)
SYSTEM CONTROL(CBM) BUS I/F
8
15
16
10
14
13
12
11
9
6
7
4
2
3
1
VCC
G2
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
GND
A8
A7
A6
A5
A4
A3
A2
A0
A1
20 19
18
17
5
1
AUDIO
SERIAL
PORT
POWER
SUPPLY
BCK
SYSTEM
CLOCK
2
DATA
3
LRCK
4
DGND
5
NC
6
VCC
15
SERIAL
CONTROL
PORT
ML
14
4x/8x OVERSAMPLING DIGITAL
FILTER & FUNCTION CONTROL
ENHANCED MULTILEVEL
DELTA-SIGMA MODULATOR
D/A
CONVERTER
D/A
CONVERTER
ZERO
DETECT
OUTPUT AMP
&  LOW-PASS
FILTER
OUTPUT AMP
&  LOW-PASS
FILTER
MC
SYSTEM
CLOCK
MANAGER
16 SCK
13 MD
12 ZEROL/NA
11 ZEROR/ZEROA
9
AGND
7
VOUTL
8
VOUTR
10 VCOM
Ver. 1.1
54
STR-DG500/DG600
• IC Pin Descriptions
IC1501 CXD9718BQ (DSP) (DIGITAL BOARD (2/5))
Pin No.
Pin Name
I/O
Pin Description
1
VSS
—
Ground
2
XRST
I
Reset signal input from SYSTEM CONTROL IC
3
EXTIN
I
Not used (Connect to ground)
4
LRCKI3
I
Not used (Connect to ground)
5
VDDI
I
Power supply pin (+2.6 V)
6
BCKI3
I
Not used (Connect to ground)
7
PLOCK
O
Not used (Open)
8
VSS
—
Ground
9
MCLK1
I
Clock signal input (13.9 MHz)
10
VDDI
I
Power supply pin (+2.6 V)
11
VSS
—
Ground
12
MCLK2
O
Clock signal output (13.9 MHz)
13
MS
I
Not used (Fixed at L)
14
SCKOUT
O
Internal system clock signal output for 8CH DAC IC
15
LRCKI1
I
Sampling clock signal input from ADC IC
16
VDDE
I
Power supply pin (+3.3 V)
17
BCKI1
I
Bit clock signal input from ADC IC
18
SDI1
I
Audio IF data input from ADC IC
19
LRCKO
O
Sampling clock signal output for 8CH DAC IC
20
BCKO
O
Bit clock signal output for 8CH DAC IC
21
VSS
—
Ground
22
KFSIO
I/O
Audio clock signal (384fs/256fs) input/output for DIR IC
23 to 26
SDO1 to SDO4
O
Digital audio serial data output for 8CH DAC IC
27
SPDIF
O
Not used (Open)
28
LRCKI2
I
Sampling clock signal input from ADC IC
29
BCKI2
I
Bit clock signal input from ADC IC
30
SDI2
I
Digital audio serial data input from ADC IC
31
VSS
—
Ground
32
HACN
O
Acknowledge signal output for SYSTEM CONTROL IC
33
HDIN
I
Serial data input from SYSTEM CONTROL IC
34
HCLK
I
Clock signal input from SYSTEM CONTROL IC
35
HDOUT
O
Serial data output for SYSTEM CONTROL IC
36
HCS
I
Chip select signal input from SYSTEM CONTROL IC
37
GP12
I
GP12 signal input from SYSTEM CONTROL IC
38, 39
GP13, GP14
O
Not used (Open)
40
VDDI
I
Power supply pin (+2.6 V)
41
VSS
—
Ground
42
GP15
O
Not used (Open)
43
OE0
O
Not used (Open)
44
CS0
O
External memory chip select signal output for D/A converter IC (SDRAM)
45
WE0
O
SDRAM write enable signal output for D/A converter IC (SDRAM)
46
VDDE
I
Power supply pin (+3.3 V)
47
WMD1
I
Not used (Fixed at H)
48
VSS
—
Ground
49
WMD0
I
Not used (Fixed at H)
50
PAGE2
O
Not used (Open)
51
VSS
—
Ground
52, 53
PAGE1, PAGE0
O
Not used (Open)
54
BOOT
I
Not used (Connect to ground)
55
TST1
O
Not used (Open)
56
BST
I
Boot stop signal input from SYSTEM CONTROL IC
55
STR-DG500/DG600
Pin No.
Pin Name
I/O
Pin Description
57
MOD1
I
Operation mode signal input (L: 386fs, H: 256fs) (Fixed at H)
58
MOD0
I
Operation mode signal input (L: single chip mode, H: use prohibited) (Fixed at L)
59
EXLOCK
I
Error detection signal input from DIR IC
60
VDDI
I
Power supply pin (+2.6 V)
61
VSS
—
Ground
62, 63
A17, A16
O
Not used (Open)
64 to 66
A15 to A13
O
External memory address signal output for D/A converter IC (SDRAM)
67
GP10
O
Not used (Open)
68
GP9
O
GP9 signal output for SYSTEM CONTROL IC
69
GP8
I
Audio signal input from DIR IC
70
VDDI
I
Power supply pin (+2.6 V)
71
VSS
—
Ground
72 to 75
D15/GP7 to D12/GP4
I/O
External memory data input/output for D/A converter IC (general port)
76
VDDE
I
Power supply pin (+3.3 V)
77 to 80
D11/GP3 to D8/GP0
I/O
External memory data input/output for D/A converter IC (general port)
81
VSS
—
Ground
82
A9
O
External memory address signal output for D/A converter IC (SDRAM)
83 to 85
A12 to A10
O
External memory address signal output for D/A converter IC (SDRAM)
86
TDO
O
Not used (Fixed at H)
87
TMS
I
Not used (Fixed at H)
88
XTRST
I
Not used (Fixed at H)
89
TCK
I
Not used (Fixed at H)
90
TDI
I
Not used (Fixed at H)
91
VSS
—
Ground
92 to 97
A8 to A3
O
External memory address signal output for D/A converter IC (SDRAM)
98, 99
D7, D6
I/O
External memory data input/output for D/A converter IC (SDRAM)
100
VDDI
I
Power supply pin (+2.6 V)
101
VSS
—
Ground
102 to 105
D5 to D2
I/O
External memory data input/output for D/A converter IC (SDRAM)
106
VDDE
I
Power supply pin (+3.3 V)
107, 108
D1, D0
I/O
External memory data input/output for D/A converter IC (SDRAM)
109, 110
A2, A1
O
External memory address signal output for D/A converter IC (SDRAM)
111
VSS
—
Ground
112
A0
O
External memory address signal output for D/A converter IC (SDRAM)
113
PM
I
PLL initialization signal input from SYSTEM CONTROL IC
114, 115
SDI3, SDI4
I
Not used (Open)
116
SYNC
I
Sync/async select signal input (L: sync, H: async) (Fixed at H)
117
TST2
I
Not used (Connect to ground)
118
GP11
I
Not used (Connect to ground)
119
TST3
I
Not used (Connect to ground)
120
VDDI
I
Power supply pin (+2.6 V)
56
STR-DG500/DG600
IC1101 MB90488BPF-G-175E1 (SYSTEM CONTROL) (DIGITAL BOARD (5/5)) (STR-DG500)
IC1101 MB90488BPF-G-178E1 (SYSTEM CONTROL) (DIGITAL BOARD (5/5)) (STR-DG600)
Pin No.
Pin Name
I/O
Pin Description
1
DATAO
I
Serial data line signal input from DIR IC
2
GP9
I
GP9 signal input from DSP IC
3
BST
O
Boot stop control signal output for DSP IC
4
HCS
O
Chip select signal output for DSP IC
5
HACN
I
Acknowledge signal input from DSP IC
6
XRST
O
Reset signal output for DSP IC
7
PM
O
PLL control signal output for DSP IC
8
GP12
O
GP12 signal output for DSP IC
9
FL_LAT
O
Latch signal output for FL driver IC
10
PCM1609/1800_RST
O
Reset signal output for 8CH DAC IC/ADC IC
11
VSS
—
Ground
12
PCM1609_ML
O
Serial latch signal output for 8CH DAC IC
13
PCM1609_MC/
O
Serial clock signal output for 8CH DAC IC/XM DIGITAL TRANSCEIVER IC
XMDACMC
(STR-DG600)
14
PCM1609_MDI/XMDACMI
O
Serial data output for 8CH DAC IC/XM DIGITAL TRANSCEIVER IC (STR-DG600)
15
PCM1609_MDO
I
Serial data input from 8CH DAC IC
16
T.SERIAL_CLK/FL_CLK
O
Serial clock signal output for tuner pack/Clock signal output for FL driver IC
17
TUNER_DATA/FL_DATA
O
Serial data output for tuner pack/Serial data output for FL driver IC
18
HDOUT
I
Serial data input from DSP IC
19
HDIN
O
Serial data output for DSP IC
20
HCLK
O
Serial data clock signal output for DSP IC
21
TUNING_A
I
TUNING +/– encoder (A) signal input (STR-DG600)
22
TUNING_B
I
TUNING +/– encoder (B) signal input (STR-DG600)
23
VCC5
—
Power supply pin (+3.3 V)
24
FL_RESET (DE8)
O
Not used (Fixed at L)
25
ANA/DIG
O
Not used (Open)
26
XM_RST
O
XM radio reset signal output (STR-DG600)
27
FLASH2/XM_RX
I
Flash programming signal input 2/XM radio RX signal input (STR-DG600)
28
FLASH1/XM_TX
O
Flash programming signal output 1/XM radio TX signal output (STR-DG600)
29
SDA
I/O
Serial data input/output for EEPROM IC
30
SCL
O
Clock signal output for EEPROM IC
31
ENC_A
I
INPUT SELECTOR encoder (A) signal input
32
ENC_B
I
INPUT SELECTOR encoder (B) signal input
33
UPCON
I/O
Serial data input/output for Y/C SEPARATION IC (STR-DG600)
34
UPCON_CLK
O
Clock signal output for Y/C SEPARATION IC (STR-DG600)
35
AVCC
—
Power supply pin (+3.3 V)
36
AVRH
—
Power supply pin (+3.3 V)
37
AVSS
—
Ground
38
ADCC
I
ADCC analog signal input
39, 40
A/D1, A/D2
I
Key signal input (A/D port)
41
VERSION
I
Destination detection signal input
42
VSS
—
Ground
43
RDSSIG/XM_REQ
I/O
RDS signal level input (AEP, UK model)/XM radio request signal input (STR-DG600)
44
MODEL/CSMUTE (E8)
I/O
Model detection signal input
45
TONE_EN_B (E8)/VACS
I
Not used (Fixed at L)
46
TONE_EN_A (E8)
I
Not used (Fixed at L)
47
XMDACMS
O
Serial latch signal output for XM DIGITAL TRANSCEIVER IC (STR-DG600)
48
STOP
I
AC off detection signal input
49
MD0
—
Selection of micon operation mode
50
MD1
—
Not used (Connect to VCC)
51
MD2
—
Selection of micon operation mode
Page of 83
Display

Click on the first or last page to see other STR-DG500 / STR-DG600 service manuals if exist.

RANDOM: