Sony HCD-MDX10 Service Manual ▷ View online
– 113 –
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31 to 34
35
36 to 40
41
42
43
44
45
46
47
• IC121 Digital Signal Processor, Digital Servo Signal Processor, EFM/ACIRC Encoder/Decoder,
Shock-proof Memory Controller, ATRAC Encoder/Decoder, 2M Bit DRAM (CXD2654R) (BD (MD) board)
Function
Pin No.
Pin Name
I/O
MNT0 (FOK)
MNT1 (SHCK)
MNT2 (XBUSY)
MNT3 (SLOC)
SWDT
SCLK
XLAT
SRDT
SENS
XRST
SQSY
DQSY
RECP
XINT
TX
OSCI
OSCO
XTSL
DIN0
DIN1
DOUT
DADTI
LRCKI
XBCKI
ADDT
DADT
LRCK
XBCK
FS256
DVDD
A03 to A00
A10
A04 to A08
A11
DVSS
XOE
XCAS
A09
XRAS
XWE
O
O
O
O
I
I (S)
I (S)
O (3)
O (3)
I (S)
O
O
I
O
I
I
O
I
I
I
O
I
I
I
I
O
O
O
O
—
O
O
O
O
—
O
O
O
O
O
FOK signal output to the system control (monitor output)
“H” is output when focus is on
Track jump detection signal output to the system control (monitor output)
Monitor 2 output to the system control (monitor output)
Monitor 3 output to the system control (monitor output)
Writing data signal input from the system control
Serial clock signal input from the system control
Serial latch signal input from the system control
Reading data signal output to the system control
Internal status (SENSE) output to the system control
Reset signal input from the system control
“L”: Reset
Subcode Q sync (SCOR) output to the system control
“L” is output every 13.3 msec. Almost all, “H” is output
Digital In U-bit CD format or MD format subcode Q sync (SCOR) output to the system
control
Laser power switching input from the system control
“H”: Recording, “L”: Playback
Interrupt status output to the system control
Recording data output enable input from the system control
System clock input (512Fs=22.5792 MHz)
System clock output (512Fs=22.5792 MHz) (Not used)
System clock frequency setting
“L”: 45.1584 MHz, “H”: 22.5792 MHz (Fixed at “H”)
Digital audio input (Optical input)
Digital audio input (Optical input)
Digital audio output (Optical output)
Serial data input
LR clock input
“H” : Lch, “L” : R ch
Serial data clock input
Data input from the A/D converter
Data output to the D/A converter
LR clock output for the A/D and D/A converter (44.1 kHz)
Bit clock output to the A/D and D/A converter (2.8224 MHz)
11.2896 MHz clock output (Not used)
+3V power supply (Digital)
DRAM address output
DRAM address output (Not used)
DRAM address output
DRAM address output (Not used)
Ground (Digital)
Output enable output for DRAM
CAS signal output for DRAM
Address output for DRAM
RAS signal output for DRAM
Write enable signal output for DRAM (Used : CXD2652AR, Not used : CXD2650R)
* I (S) stands for Schmidt input, I (A) for analog input, O (3) for 3-state output, and O (A) for analog output in the column I/O
– 114 –
Function
Pin No.
Pin Name
I/O
48
49
50, 51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
D1
D0
D2, D3
MVCI
ASYO
ASYI
AVDD
BIAS
RFI
AVSS
PCO
FILI
FILO
CLTV
PEAK
BOTM
ABCD
FE
AUX1
VC
ADIO
AVDD
ADRT
ADRB
AVSS
SE
TE
DCHG
APC
ADFG
F0CNT
XLRF
CKRF
DTRF
APCREF
TEST0
TRDR
Data input/output for DRAM
Clock input from an external VCO (Fixed at “L”)
Playback EFM duplex signal output
Playback EFM comparator slice level input
+3V power supply (Analog)
Playback EFM comparator bias current input
Playback EFM RF signal input
Ground (Analog)
Phase comparison output for the recording/playback EFM master PLL
Filter input for the recording/playback EFM master PLL
Filter output for the recording/playback EFM master PLL
Internal VCO control voltage input for the recording/playback EFM master PLL
Light amount signal peak hold input from the CXA2523R
Light amount signal bottom hold input from the CXA2523R
Light amount signal input from the CXA2523R
Focus error signal input from the CXA2523R
Auxiliary A/D input
Middle point voltage (+1.5V) input from the CXA2523R
Monitor output of the A/D converter input signal (Not used)
+3V power supply (Analog)
A/D converter operational range upper limit voltage input (Fixed at “H”)
A/D converter operational range lower limit voltage input (Fixed at “L”)
Ground (Analog)
Sled error signal input from the CXA2523R
Tracking error signal input from the CXA2523R
Connected to +3V power supply
Error signal input for the laser digital APC (Fixed at “L”)
ADIP duplex FM signal input from the CXA2523R (22.05 ± 1 kHz)
Filter f
0
control output to the CXA2523R
Control latch output to the CXA2523R
Control clock output to the CXA2523R
Control data output to the CXA2523R
Reference PWM output for the laser APC
PWM output for the laser digital APC (Not used)
Tracking servo drive PWM output (–)
I/O
I/O
I/O
I (S)
O
I (A)
—
I (A)
I (A)
—
O (3)
I (A)
O (A)
I (A)
I (A)
I (A)
I (A)
I (A)
I (A)
I (A)
O (A)
—
I (A)
I (A)
—
I (A)
I (A)
I (A)
I (A)
I (S)
O
O
O
O
O
O
O
• Abbreviation
EFM: Eight to Fourteen Modulation
PLL : Phase Locked Loop
VCO: Voltage Controlled Oscillator
PLL : Phase Locked Loop
VCO: Voltage Controlled Oscillator
– 115 –
Function
Pin No.
Pin Name
I/O
86
87
88
89
90
91
92
93
94
95
96 to 98
99
100
TFDR
DVDD
FFDR
FRDR
FS4
SRDR
SFDR
SPRD
SPFD
FGIN
TEST1 to TEST3
DVSS
EFMO
O
—
O
O
O
O
O
O
O
I (S)
I
—
O
Tracking servo drive PWM output (+)
+3V power supply (Digital)
Focus servo drive PWM output (+)
Focus servo drive PWM output (–)
176.4 kHz clock signal output (X’tal) (Not used)
Sled servo drive PWM output (–)
Sled servo drive PWM output (+)
Spindle servo drive PWM output (–)
Spindle servo drive PWM output (+)
Test input (Fixed at “L”)
Ground (Digital)
EFM output when recording
• Abbreviation
EFM: Eight to Fourteen Modulation
– 116 –
• IC501 MASTER CONTROL (M30620MC-A03FP) (MAIN board (4/4))
Pin No.
Pin Name
I/O
Function
1
STK-MUTE
O
Power amp ON/OFF signal output
2
POWER
O
Power ON/OFF signal output
3
F-RELAY
O
Front speaker relay control output
4
REAR-RELAY
O
Rear speaker relay control output (Not used)
5
CD-POWER
O
CD power on signal output
6
LINE-MUTE
O
Line mute ON/OFF selection output
7
DBFB-H/L
O
DBFB H/L select signal output
8, 9
–
–
Not used
10
XC-IN
I
11
XC-OUT
O
12
RESET
I
Reset signal input
13
X-OUT
O
X’tal (16MHz)
14
VSS
–
Ground
15
X-IN
I
X’tal (16MHz)
16
VCC
–
Power supply (+5V)
17
NMI
I
Not used (PULL UP EVER+5V)
18
WAKE UP
I
WAKE UP (Fixed at fixed at “L”)
19
SCOR
I
Subcode data request signal output
20
RDS-INT
I
21
RDS-DATA
I
22
AC-CUT
I
Back up signal input
23
PL-CLK
O
Clock signal to pro-logic (Not used)
24
PL-DATA
O
Data signal to pro-logic (Not used)
25
PL-LAT
O
Latch signal to pro-logic (Not used)
26
TIMER LED
I
Timer LED ON/OF
27
PROTECTOR ON
I
Speaker protect ON/OF
28
–
–
Not used
29
IIC-CLK
O
Clock output for IC601
30
IIC-DATA
O
Data output for IC601
31
–
–
Not used
32
SQ-DATA
I
33
SQ-CLK
I
34
SW-MODE
O
Not used
35
CD-DATA
O
CD data output
36
HP DET
I
Head phone swich detect
37
CD-CLK
O
CD clock output
38
493-LAT
O
Latch signal output for M62493FP (IC101)
ST-BY LED/
CLOCK-OUT
40
L+R/L-R
I
41
BY-PASS
I
42
FL-SW
I
FL switch ON/OFF
43
STBY RELAY
I
Stand by relay ON/OFF
44
HIGH/LOW FRQ
O
FREQ high/low signal for SYNC bass
45
–
–
Not used
46
D-IN SEL
I
Digital input selector
47
493-DATA
O
Data output for M62493FP (IC101)
48
493-CLK
O
Clock output for M62493FP (IC101)
49
ST-MUTE
O
Tuned mute signal output
X’tal (32.768MHz)
RDS data interrupt input
Subcode Q data clock input
39
O
Clock ond stand by LED signal output
Not used
Click on the first or last page to see other HCD-MDX10 service manuals if exist.