DOWNLOAD Sony DAV-HDX500 / DAV-HDX501W / HCD-HDX500 / HCD-HDX501W Service Manual ↓ Size: 5.94 MB | Pages: 125 in PDF or view online for FREE

Model
DAV-HDX500 DAV-HDX501W HCD-HDX500 HCD-HDX501W
Pages
125
Size
5.94 MB
Type
PDF
Document
Service Manual
Brand
Device
Audio
File
dav-hdx500-dav-hdx501w-hcd-hdx500-hcd-hdx501w.pdf
Date
PREV: Sony HCD-HDX265 / HCD-HDX266 / HCD-HDX267W / HCD-HDX465 / HCD-HDX466 / HCD-HDX665 Service Manual

Sony DAV-HDX500 / DAV-HDX501W / HCD-HDX500 / HCD-HDX501W Service Manual ▷ View online

HCD-HDX500/HDX501W
37
37
HCD-HDX500/HDX501W
6-8. SCHEMATIC  DIAGRAM  – MAIN Board (3/13) –
•
 See page 72 for IC Block Diagrams.
7
(4/13)
MAIN
BOARD
(1/13)
5
BOARD
MAIN
(5/13)
2
BOARD
MAIN
(8/13)
18
BOARD
MAIN
IC B/D
3.3
1.8
3.3
3.3
3.3
0
0
3.3
3.3
1.6
3.3
3.3
3.3
1.6
1.7
1.8
3.3
1.6
1.6
1.6
3.3
3.3
1.6
3.3
1.6
1.6
1.6
3.3
16V
47
C3031
0.1
C3040
0.1
C3039
0.1
C3038
0.1
C3037
0.1
C3036
0.1
C3035
0.1
C3034
0.1
C3033
0.1
C3032
R3502 100
R3501
100
100
R3402
100
R3401
100
R3302
100
R3301
R3076
47
R3075
47
100
R3073
100
R3072
100
R3071
100
R3070
100
R3069
100
R3068
100
R3067
R3037
47
R3035
47
R3034
47
470
R3032
470
R3031
1k
R3063
1k
R3064
10k
R3033
10k
R3059
10k
R3060
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
CXD9843AR
IC3030
XVSS
VSUBC
VSSR
OUTR2(-)
VDDR
OUTR1(+)
VSSR
VSSL
OUTL2(-)
VDDL
OUTL1(+)
VSSL
XOVSS
XFSOOUT
XOVDD
DVDD
DVSS
NSPMUTE
SOFTMUTE
PGMUTE
SCDT
SCSHIFT
SCLATCH
OVF
FLAGR
OVF
FLAGL
SFLAG
INIT
MCKSEL
LRCK
BCK
DA
T
A
BFVDD
BFVSS
TEST
DVDD
XFSIIN
FSOCKO
FSOI
HPOUTR2
HPVSSR
HPOUTR1
HPVDDR
HPOUTL2
HPVSSL
HPOUTL1
HPVDDL
XVDD
XFSOIN
NS_INIT
SOFT_MUTE
SCDT
SHIFT
LAT1
LAT2
LAT3
DIAG
OVF1
OVF2
D-GND
AMP_D1
AMP_D2
AMP_D3
AMP_BCKO
AMP_LRCKO
AMP_MCKO
100p
C3069
100p
C3068
0
R3044
0
R3045
0
R3046
0.01
C3071
R3074
47
0
R3914
0
R3913
0
R3917
0
R3911
0
R3912
SWL-
SWL+
SWR-
SWR+
C-
C+
DIAG
1000p
C3070
100p
C3067
P-GND
NSPMUTE
+3.3V
XFSOIN
FSOI
GND
FLAGL
AMP_LRCKO
AMP_BCKO
AMP_MCKO
AMP_D2
AMP_D1
+B
A
0
R4002
INIT
SOFTMUTE
PGMUTE
SC_DT
SCSHIFT
SCLATCH3
SC_DT
SCSHIFT
OVF
OVFFLAG2
INIT
SOFTMUTE
SCLATCH3
SCLATCH1
SCLATCH2
OVFFLAG2
STREAM PROCESSOR
IC3030
(3/13)
MAIN BOARD
E
8
D
C
2
7
5
10
6
9
G
A
B
F
1
3
4
(Page 35)
(Page 39)
(Page 42)
(Page 38)
HCD-HDX500/HDX501W
38
38
HCD-HDX500/HDX501W
6-9. SCHEMATIC  DIAGRAM  – MAIN Board (4/13) –
•
 See page 70 for Waveforms.    
•
 See page 72 for IC Block Diagrams.
17
(6/13)
BOARD
MAIN
MAIN
(6/13)
BOARD
16
FL
(1/2)
BOARD
M
CN800
3
MAIN
BOARD
(5/13)
7
MAIN
BOARD
(3/13)
6
MAIN
BOARD
(2/13)
IC B/D
IC B/D
IC B/D
13
12
11
14
1.6
3.3
1.8
3.3
3.3
3.3
0
0
3.3
3.3
3.3
3.3
1.6
1.6
1.6
3.3
1.8
1.7
1.6
3.3
3.3
3.3
1.6
1.6
1.6
1.6
1.6
3.3
3.3
1.6
3.3
1.8
3.3
3.3
3.3
0
0
3.3
3.3
3.3
1.6
1.6
1.6
1.8
1.7
3.3
1.6
1.7
1.7
1.7
3.3
1.7
3.3
3.3
1.6
1.6
1.6
1.6
1.6
3.3
3.3
1.6
3.3
1.3
1.6
3.3
1.8
3.3
6.6
4
4
11.7
6.6
4
4
3.3
3.3
0
0
10V
100
C3090
16V
47
C3021
16V
47
C3011
10V
220
C3056
10V
470
C3081
10V
470
C3082
16V
100
C3054
16V
220
C3091
5p
C3058
100p
C3083
100p
C3087
100p
C3088
100p
C3094
100p
C3085
100p
C3086
100p
C3084
1000p
C3095
1000p
C3053
1000p
C3059
0.01
C3055
0.01
C3057
0.1
C3018
0.1
C3008
0.1
C3030
0.1
C3012
0.1
C3028
0.1
C3027
0.1
C3026
0.1
C3023
0.1
C3022
0.1
C3020
0.1
C3019
0.1
C3017
0.1
C3016
0.1
C3015
0.1
C3014
0.1
C3029
0.1
C3025
0.1
C3024
0.1
C3013
22
R3054
100
R3102
100
R3252
100
R3251
100
R3202
100
R3201
R3152
100
R3151
100
100
R3101
100
R3062
100
R3057
100
R3055
100
R3053
47
R3026
47
R3024
47
R3023
47
R3017
47
R3015
47
R3014
470
R3012
470
R3011
470
R3021
470
R3022
10k
R3013
22k
R3091
22k
R3092
22k
R3093
22k
R3094
33k
R3085
33k
R3086
1M
R3052
1uH
L3054
10uH
L3051
10uH
L3053
49.152MHz
X3051
54
3
2
1
TK11118CSCL-G
IC3050
CONT
GND
NP
VOUT
VIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25 26 27 28 29 30 31 32 33 34 35 36
37
38
39
40
41
42
43
44
45
46
47
48
CXD9843AR
IC3020
XVSS
VSUBC
VSSR
OUTR2(-)
VDDR
OUTR1(+)
VSSR
VSSL
OUTL2(-)
VDDL
OUTL1(+)
VSSL
XOVSS
XFSOOUT
XOVDD
DVDD
DVSS
NSPMUTE
SOFTMUTE
PGMUTE
SCDT
SCSHIFT
SCLATCH
OVF
FLAGR
OVF
FLAGL
SFLAG
INIT
MCKSEL
LRCK
BCK
D
ATA
BFVDD
BFVSS
TEST
DVDD
XFSIIN
FSOCKO
FSOI
HPOUTR2
HPVSSR
HPOUTR1
HPVDDR
HPOUTL2
HPVSSL
HPOUTL1
HPVDDL
XVDD
XFSOIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25 26 27 28 29 30 31 32 33 34 35 36
37
38
39
40
41
42
43
44
45
46
47
48
CXD9843AR
IC3010
XVSS
VSUBC
VSSR
OUTR2(-)
VDDR
OUTR1(+)
VSSR
VSSL
OUTL2(-)
VDDL
OUTL1(+)
VSSL
XOVSS
XFSOOUT
XOVDD
DVDD
DVSS
NSPMUTE
SOFTMUTE
PGMUTE
SCDT
SCSHIFT
SCLATCH
OVF FLAGR
OVF 
FLAGL
SFLAG
INIT
MCKSEL
LRCK
BCK
D
ATA
BFVDD
BFVSS
TEST
DVDD
XFSIIN
FSOCKO
FSOI
HPOUTR2
HPVSSR
HPOUTR1
HPVDDR
HPOUTL2
HPVSSL
HPOUTL1
HPVDDL
XVDD
XFSOIN
RT1P141C-TP-1
Q3081
8
7
6
5
4
3
2
1
NJM4565M(TE2)
IC3001
GND
VCC
54
3
2
1
TC7SHU04FU(T5RSOJF)
IC3051
NC
IN
GND
OUT
VCC
C3060
10p
1
2
3
4
4P
CN3001
HP-R
GND
HP-L
H/P MUTE
HPMUTE
3.3V
E3.3V
0
R3050
1
C3052
FB3051
0
0
R3041
0
R3042
0
R3040
0
R3043
100p
C3092
100p
C3093
10k
R3087
10k
R3088
10k
R3090
10k
R3089
33k
R3099
33k
R3098
3.3k
R3095
4.7k
R3096
SL-A
SL-B
SR-A
SR-B
FL-B
FR-A
FL-A
FR-B
+12V
P-GND
P-GND
NSPMUTE
+3.3V
XFSOIN
FSOI
GND
FLAGL
AMP_LRCKO
AMP_BCKO
AMP_MCKO
AMP_D2
AMP_D1
+B
A
INIT
INIT
OVF
SOFTMUTE
PGMUTE
SC_DT
SCSHIFT
SOLATCH2
SOFTMUTE
PGMUTE
SC_DT
SCSHIFT
SCLATCH1
-
-
+
+
(DA
T
A1)
(DA
T
A2)
STREAM PROCESSOR
IC3020
STREAM PROCESSOR
IC3010
HEADPHONE AMP
IC3001
+1.8V REGULATOR
IC3050
OSC BUFFER
IC3051
(4/13)
MAIN BOARD
MUTING CONTROL
15
13
E
11
8
12
D
C
2
I
7
5
14
10
6
9
G
A
B
H
F
1
K
J
3
4
(Page 36)
(Page 37)
(Page 64)
(Page 40)
(Page 39)
(Page 40)
HCD-HDX500/HDX501W
39
39
HCD-HDX500/HDX501W
6-10. SCHEMATIC  DIAGRAM  – MAIN Board (5/13) –
•
 See page 70 for Waveforms.    
•
 See page 72 for IC Block Diagrams.    
•
 See page 82 for IC Pin Function Description.
IC B/D
G
(1/2)
BOARD
IO
CN302
BOARD
SIRIPARA
C
CN625
BOARD
MAIN
36
(6/13)
14
MAIN
BOARD
(7/13)
(8/13)
BOARD
21
MAIN
(6/13)
BOARD
9
MAIN
(6/13)
BOARD
8
MAIN
(4/13)
BOARD
3
MAIN
(3/13)
BOARD
2
MAIN
(1/13)
MAIN
1
BOARD
9
0
0(3.3)<<0>>
0(3.3)
3.2(0)<<3.2>>
3.3
0(3.3)
0(0)<<4.5>>
3.2
3.3
0
0
2.3
2.3
3.3
3.3
3.3
3.3
3.3
3.3
0
0
0
3.3
3.3
3.3
3.3
3.3
0
0(3.3)<<3.3>>
0(3.3)<<3.3>>
0
3.3
0
0
0
0
0
3.1
3.1
3.2
0
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.2
0
0
2.9
0
3.3
0
3.3
1.8
1.5
3.3
3.3
0
3.3(0)<<3.3>>
3.3
0
0
3.3
3.3
0.2
0.2
0
3.1
3.3
3.3
3.3
1.9(3.3)<<3.3>>
3.3
3.3
3.3
3.3
3.1
3.3
3.2
3.3
3.3
3.2
3.2
3.2
3.3
2.3
3.3
0
3.3
3.5
3.3
3.9
3.3
0
0
0
R604 100
100
R605
100
R606
100
R608
100
R607
100
R612
100
R613
100
R614
∗
R506
47K
R504
R532
1k
R534
10k
R531
10k
R546
10k
R559 10k
10k
10k
R527
R528
10k
C504
0.01
10k
22K
R505
∗
R507
HPMUTE
OVF2
OVF1
DIAG
EN
LAT3
LAT2
LAT1
SHIFT
SCDT
SOFT_MUTE
NS_INIT
0
R601
COAX-IN
OPT-IN
D3.3V
D-GND
A5V
DIAT
DSP_DIR
10k
R519
1k
R529
0.1
C515
0
R536
0.1
C517
10k
R539
47k
R556
47k
R557
2SC3052EF-T1-LEF
Q503
1SS355WTE-17
D501
100k
R561
47k
R562
0.22
C520
10k
R563
0.01
C521
54
3
2
1
PST3635NR
IC503
OUT
VDD
GND
NC
Cd
0.1
C523
0.22
C522
10k
R558
10k
10k
0
0.1
C518
10k
R540
1k
R550
0.1
C519
10k
R554
1k
R515
1k
R516
100
R509
10k
R510
10k
R512
0.1
C501
0.1
C502
0.1
C508
0.1
C503
0.1
C507
0.1
C506
10k
R514
1k
R508
M+12V
100
R637
100
R638
100
R639
100
R642
100
R645
XM
1k
R552
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
D-GND
COAX-IN
D3.3V
OPT-IN
RD/MICDATA
RD/MICCLK
TUNED
ST_CLK
ST_DO
ST_CE
ST_DI
5V
A-GND
A12V
A_SEL0
A_SEL1
A_SEL2
TVSEL
V_SEL0
V_SEL1
V_SEL2
CLINK_RX_IN
CLINK_TX_OUT
CLINK_DET
A_SEL3
V_SEL3
CLINK_SEL
V_SEL4
V_SEL5
R555
10k
10k
R542
DC-DET
10k
R586
1M
R501
100
R644
100
R502
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
18P
CN625
M-GND
M+12V
D-GND
D3.3V
OCSW
IORST
IOCE
IOCLK
IODO
IODI
VSEL5
VSEL4
VSEL3
VSEL2
ASEL3
ASEL2
ASEL1
ASEL0
100
R620
100
R621
100
R622
100
R623
100
R624
100
R625
R583
47k
1k
R511
1k
R513
MC2836
D505
E4V
D3.3V
E3.3V
E4V
P_CONT
BU3.3V
D-GND
A5V
B
I2C_DATA
I2C_CLK
A-GND
A12V
M-GND
C
D3.3V
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
IC501
DAMP_SCDT/
DIA
T_SDA
T
A/DIR_DIN
DAMP_SHIFT/
DIA
T_SCLK/DIR_CLK
CEC_RX_IN
SIRCS_IN
DSP_MOSI
DSP_MISO
DSP_SPICLK
BYTE
CNVSS
EN_A
EN_B
RESET
XOUT
VSS
XIN
VCC
NMI
DIR_ZERO
DIR_CSFLAG
AC_CUT
FL_CLK/LED_CLK
CEC_TX_OUT
DIA
T_CSOD
FL_D_OUT/LED_DA
T
A
NO USE
MIC_GAIN
CDM_OPEN_SW
DC_CONT
CLINK_RX_IN
CLINK_TX_OUT
DVD_SID
DVD_SOD
DVD_SCO
DVD_XIFBUSY
SAT_TX_OUT
SAT_RX_IN
DVD XIFCS
MTK RST
                    P_CONT1
                    P_CONT2
P_CONT3
DRIVE_RST(EN)
DRIVE_OCP(DIAG)
OVERFLOW1
OVERFLOW2
WRITE CE
DAMP LATCH1
DAMP LATCH2
DAMP LATCH3
DAMP INIT
DAMP SOFT MUTE
HP_SW
HP_MUTE
DSP_SPIDS
DSP_RESET
FL_CS
DC_DET
DIR_RST
DIR_HCE
DIR_ERR
DIR_XST
A
TE
VCC
MIC/A.CAL SW
VSS
DIA
T_XRST
DIA
T_XSCEN
NO USE
TUNED
ST_CLK
ST_DO
ST_CE
ST_DI
DSP_INTR
 XM_RESET
SA
T_PCONT
DIA
T_DET
SA
T_AUDIO_SEL
DSP_SF_CE
CLINK_SEL
LED_LATCH
V_SEL0
V_SEL1
IO_CE
IO_RESET
IO_DI
IO_DO
IO_CLK
CLINK_DET
MONO/ST_DET
DSP_MASTER
DESTINATION
MODEL
KEY2
KEY1
VSS
KEY0
VREF
VCC
DIR_HDOUT
FL_DA
T
A
MIC_GAIN
DC_CONT
OVF2
OVF1
LAT1
TUNED
ST_DI
ST_CE
ST_DO
ST_CLK
FL_CLK
IFSDI
IFSDO
IFSCK
XIFBSY
XIFCS
XSYSRST
SAT_RX_IN
EN
DIAG
OVF1
OVF2
LAT1
LAT2
LAT3
NS_INIT
DIA
T_XSCEN
DIA
T_XRST
DIR_RST
DSP_RESET
HPMUTE
SOFT_MUTE
KEY2
SHIFT
DIR_SCLK
P_CONT_DSP
SAT_TX_OUT
EN_A
EN_B
ST_CLK
ST_DO
ST_DI
ST_CE
CEC_RX_IN
CEC_TX_OUT
DSP_SF_CE
DIA
T_CSOD
IOCE
DSP_SPIDS
IOCLK
DSP_SPICLK
FL_CS
DIR_HCE
DC-DET
SA
T_AUDIO_SEL
IODI
IODI
IODO
IOCLK
IOCE
IORST
KEY1
KEY0
IODO
LED_LATCH
CLINK_DET
DSP_MASTER
DIR_DO
DSP_MISO
DSP_MOSI
SCDT
DIR_SDATA
SIRCS
CNVSS
DIR_ZERO
P_CONT2
DSP_INT
HP/MIC_SW2
DIR_XST
A
TE
DIR_ERR
MIC_SW1
DIA
T_DET
TUNED
A.CAL
DIAG
IORST
RESET
MONO/ST_DET
LAT3
HPMUTE
LAT2
SHIFT
SCDT
SOFT_MUTE
NS_INIT
DC-DET
EN
P_CONT3
XM-RESET
SA
T_PCONT
(5/13)
MAIN BOARD
IC501
SYSTEM CONTROLLER 
IC503
RESET SIGNAL GENERATOR
CN601 29P
RESET SWITCH
*R506
 33K(HDX500)
 47K(HDX501W)
*R507
33K(HDX501W)
47K(HDX500)
M30626MHP-A70FPU0(HDX500)
5MHz
X501
15
13
E
11
8
12
D
C
2
17
I
7
5
14
10
19
16
6
9
G
A
B
H
F
1
L
K
J
18
3
4
KEY INT
R524
R522
R593
R595
R591
P_CONT1
CSFLAG
M30626MHP-B27FPU0(HDX501W)
(Page 42)
(Page 41)
(Page 60)
(Page 53)
(Page 40)
(Page 35)
(Page
37)
(Page 38)
(Page 40)
(Page
40)
HCD-HDX500/HDX501W
40
40
HCD-HDX500/HDX501W
6-11. SCHEMATIC  DIAGRAM  – MAIN Board (6/13) –
•
 See page 72 for IC Block Diagrams.
 
8
(5/13)
BOARD
MAIN
9
(5/13)
BOARD
MAIN
N
(1/2)
BOARD
FL
CN803
BOARD
(9/13)
38
MAIN
(12/13)
MAIN
35
BOARD
(2/2)
POWER
Y
BOARD
37
MAIN
BOARD
(13/13)
MAIN
36
(5/13)
BOARD
CN906
MAIN
10
(1/13)
BOARD
17
BOARD
(4/13)
MAIN
BOARD
(4/13)
16
MAIN
BOARD
MAIN
(11/13)
30
IC B/D
IC B/D
1.3
5.1
6.3
3.3
1.3
4.8
4.8
5
4.8
11.8
3.3
0
R569
0
R568
0
R567
0
R566
0
R565
0
R564
A12V
3.3V
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
23P
CN501
LED_LATCH
6V
GAIN-CONT
A.CAL
MO/ST-DET
DC-CONT
PLAG-DET2
PLAG-DET1
ENCODER_A
ENCODER_B
3.3V
E3.3V
D-GND
SIRCS
D-GND
FL_CLK
FL_CS
FL_DATA
KEY2
KEY1
KEY0
5V
D-GND
100
R517
100
R518
100
R533
100
R535
100
R530
1k
R526
0.1
C510
1
C509
1000p
C511
1
C516
1
2
3
4
5
6
7
8
9
9P
CN503
D-GND
TXD1
RTS1
3.3V
CLK1
RXD1
CNVSS
RESET
D-GND
16V
47
C524
0.1
C525
0.47
C529
R573
100k
R572
300k
R575
1k
1
2
3
4
5
NJM2887DL3
IC504
EN
IN
GND
OUT
FB
10V
100
C526
1SS355WTE-17
D502
1SS355WTE-17
D504
0.1
C531
0.1
C533
1k
R576
47k
R577
S
RSR025N03TL
Q504
FB509
FB510
FB505
FB508
FB507
FB506
FB504
100
R580
1k
R579
100
R578
0.1
C532
C534
0.1
16V
47
C535
16V
47
C536
1000p
C538
R636 0
5V
D-GND
D3.3V
M+9V
M-GND
IFSCK
IFSDO
IFSDI
XIFBSY
XIFCS
XSYSRST
CEC_RX_IN
CEC_TX_OUT
0
R547
0
R548
1
2
3
4
4P
CN512
D-GND
E3.3V
I2C_CLK
I2C_DATA
0
R582
6.3V
1000
C528
E3.3V
1
13
3
4
5
6
7
8
9
10
11
12
13P
CN506
P.CONT1
A-GND
P.CONT2
P.CONT3
E+4V
D+3.3V
6V
D-GND
D+5V
M+8V
M-GND
12V
10k
R587
0
R589
0
R590
0
R596
0
R597
0
R599
0
R598
10k
R631
2SC3052EF-T1-LEF
Q631
47k
R632
2SC3052EF-T1-LEF
Q632
E
EB505
C527
1000
6.3V
DIAG
D3.3V
E3.3V
E4V
P_CONT
BU3.3V
D-GND
A5V
B
I2C_DATA
I2C_CLK
A-GND
A12V
M-GND
54
3
2
1
TK11133CSCL-G
IC502
CNT
GND
N.B.
VOUT
VIN
C
M+12V
M-GND
E3.3V
SIRCS
FL_CLK
FL_CS
FL_DATA
DC_CONT
MIC_GAIN
P_CONT2
XIFCS
CEC_TX_OUT
CEC_RX_IN
XSYSRST
A.CAL
MONO/ST_DET
HP/MIC_SW2
MIC_SW1
EN_A
EN_B
KEY2
KEY1
KEY0
LED_LATCH
IFSCK
IFSDO
IFSDI
XIFBSY
P_CONT3
P_CONT2
P_CONT1
IFSDI
XIFBSY
IFSCK
IFSDO
CNVSS
RESET
MAIN BOARD (6/13)
  (FOR JIG)
(NC)
IC502
+3.3V REGULATOR
IC504
+5V REGULATOR
(CHASSIS)
RIPPLE FILTER
E
8
D
C
2
I
7
5
10
6
9
G
A
B
H
F
1
3
4
Q631,632
DC DETECT
(Page 38)
(Page 39)
(Page 39)
(Page 64)
(Page
38)
(Page
35)
(Page
69)
(Page
39)
(Page
47)
(Page
45)
(Page 46)
(Page
43)
Page of 125
Display

Click on the first or last page to see other DAV-HDX500 / DAV-HDX501W / HCD-HDX500 / HCD-HDX501W service manuals if exist.

RANDOM: