DOWNLOAD Sony DAV-DZ500F / HCD-DZ500F Service Manual ↓ Size: 10.59 MB | Pages: 79 in PDF or view online for FREE

Model
DAV-DZ500F HCD-DZ500F
Pages
79
Size
10.59 MB
Type
PDF
Document
Service Manual
Brand
Device
Audio
File
dav-dz500f-hcd-dz500f.pdf
Date

Sony DAV-DZ500F / HCD-DZ500F Service Manual ▷ View online

49
49
HCD-DZ500F
HCD-DZ500F
5-24. SCHEMATIC DIAGRAM  – I/O SECTION (2/2) –
R203
R206
C215
C216
C218
C226
C225
C210
C227
C228
R230
R231
R232
R233
C209
R226
CN201
TP201
TP203
TP204
TP205
TP206
TP207
TP209
TP211
TP208
TP212
TP213
TP210
TP618
TP218
TP217
TP215
TP219
TP616
TP220
TP617
TP216
TP214
C212
J202
C202
C220
C2
22
R245
R243
R244
R238
R237
C239
R239
R240
R234
R235
R236
C219
C
22
1
C
2
33
C
2
34
C
23
6
L203
R220
R208
R201
R210
R
21
2
R
2
13
R
21
4
R216
R211
R217
R218
R219
R
2
25
C238
C213
C214
C231
C232
C235
R215
R202
R204
R205
IC201
IC202
Q207
Q209
Q206
Q204
D201
Q201
Q202
D206
D203
D202
Q203
Q205
Q208
0
0
1
1
1
1000
6.3V
1000
6.3V
470 10V
100
16V
100
16V
75
75
75
75
0.1
0
13P
39p
100
16V
0.1
1k
0
BH7868FS-E2
21P
100
16V
10
0
1
6V
0
0
0.001
0.001
0
0
75
75
75
0.1
0.1
1
1
1
47k
1k
220k
2
.2
k
2
.2
k
1k
330
2.2k
330
330
330
0
4.7k
0
0
100
16V
0
1000
6.3V
1000
6.3V
1000
6.3V
22k
1k
BH7868FS-E2
RT1N241C
RT1N441C
RT1N441C
RT1N441C
1SS355TE
RT1N441C
2SC3052EF
1SS355TE
1SS355TE
1SS355TE
RT1P141C
RT1P141C
RT1P141C
 See page 50 for Waveforms.
50
50
HCD-DZ500F
HCD-DZ500F
• Waveforms
– DMB10 Board –
IC Block Diagrams
IC602  MC14052BDR2
IC203  NJM2235V (TE2)
IC3601  PCM1803DBR
– I/O Board –
– DMB10 Board –
VINL 1
VINR 2
VERF1 3
VERF2 4
VCC 5
AGND 6
PDWN 7
BYPAS 8
FSYNC 9
LRCK 10
MODE1
20
MODE0
19
FMT1
18
FMT0
17
OSR
16
SCKI
15
VDD
14
DGCD
13
DOUT
12
BCK
11
Single-End
/Differential
Converter
5 th Order
Delta-Sigma
Modulator
5 th Order
Delta-Sigma
Modulator
Reference
Single-End
/Differential
Converter
× 1/64 (× 1/128)
Decimation
Filter
with
DC Cut Filter
Power Supply
Clock and Timing Control
Serial
Interface
Mode/
Format
Control
– MAIN Board –
200 ns
2.4 Vp-p
5.3 Vp-p
20.3 ns 
7
 
IC108 
rk
 (XFSOIN)
1 V/DIV, 10 ns/DIV
6
 
IC509 
qg
 (Xin)
1 V/DIV, 100 ns/DIV
– I/O Board –
9
 IC201 
e;
 (VOUTa) 
1 V/DIV, 20 
µ
s/DIV
0
 
IC201, IC202 
wf
 (CYOUTa)
500 mV/DIV, 20 
µ
s/DIV
qa
 
IC201, IC202 
wa
 (CbOUTa)
500 mV/DIV, 20 
µ
s/DIV
1.7 Vp-p
H
H
1.7 Vp-p
H
qs
 
IC201, IC202 
qk
 (CrOUTa)
500 mV/DIV, 20 
µ
s/DIV
1.7 Vp-p
H
3 Vp-p
1
2
3
4
6
5
7
8
IN 1
SW 1
SW 2
VDD
VIN 3
OUT
GND
IN 2
BIAS
BUFFER
4
 
IC102 
<xx.
 (XTALI) 
1 V/DIV, 10 ns/DIV
5
 
IC102 
<z.,
 (YUV3)
500 mV/DIV, 20 
µ
s/DIV
3
 
IC102 
ea
 (FED)
100 mV/DIV, 1 ms/DIV
2
 
IC102 
es
 (TEO)
500 mV/DIV, 1 ms/DIV
1
 
IC102 
6
 (DVDRFIP)
200 mV/DIV, 100 ns/DIV
37 ns
1.8 Vp-p
H
700 mVp-p
0.3 Vp-p
 0.5 Vp-p
1.5 Vp-p
51
HCD-DZ500F
IC108, 109, 110  CXD9843AR
IC101-107  CXD9775M
– MAIN Board –
RESET 4
GND 1
GND 3
PWM BP 2
DREG RTN 5
GVDD 6
M3 7
M1 10
M2 11
DVDD 12
DREG 8
DGND 9
DGND 14
GND 16
GND 18
PWM
RECEIVER
TIMING
CONTROL
&
PROTECTION
SD 13
OTW 15
DIGITAL
REGULATOR
PROTECTION
LOGIC
OT
&
UVP
DVDD DREG
DREG
DGND
PWM AP 17
PWM
RECEIVER
DVDD DREG
DGND
DREG
GVDD
DREG
GATE
DRIVE
GVDD B
35
GVDD B
36
BST B
33
PVDD B
32
PVDD B
31
OUT B
30
OUT B
29
GND
28
GND
34
GATE
DRIVE
OCH
OCL
TIMING
CONTROL
&
PROTECTION
DREG
GATE
DRIVE
GVDD A
20
GVDD A
19
BST A
22
PVDD A
23
PVDD A
24
OUT A
25
OUT A
26
GND
27
GND
21
GATE
DRIVE
OCH
OCL
GVDD
GVDD
S
P
Sampling Rate 
Converter
DF1
DF2
Gain 
Control
Filter
&
LOW
CUT
Filter
Serial Control
Liner 
Interpolator
∆ ∑ Converter
XVSS
PWM
INIT/MUTE
Clock Generator
Clock Generator
(Secondary Clock System) 
1
VSUBC
2
VSSR
VSSL
VSSL
VSSR
3
OUTR2
OUTL2
OUTR1
OUTL1
4
VDDR
DVDD
DVSS
VDDL
5
6
7
8
XOVSS
XOVDD
9
XFSOOUT
10 11
NSPMUTE
12
SOFTMUTE
13
PGMUTE
SCSHIFT
14
SCDT
15
SCLA
TCH
OVF FLAGR
OVF FLAGL
16
SFLAG
INIT
17
MCKSEL
18
LRCK
19
BCK
20
D
ATA
BFVDD
BFVSS
TEST
DVDD
XFSIIN
21
42
43
41 40 39 38 37
XFSOIN
36
XVDD
35
HPVDDL
34
HPOUTL2
33
HPVSSL
32
31
HPVDDR
30
HPOUTR1
HPOUTL1
29
28
HPVSSR
27
26
25
HPOUTR2
24
FSOI
23
FSOCKO
22
44
45
46
47
48
(Primary Clock System) 
52
HCD-DZ500F
IC802  uPD16315GB-3BS
– FL Board –
1
2
3
4
5
4-bit latch
24-bit output latch
12-bit shift register
Data selector
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
Serial
interface
OSC
Timing generator
key scan
Display memory
24 bits x 12 words
Key data memory
(2 x 16 bits)
Command decoder
segment driver
Grid driver
Multiplexed driver
39
40
41
42
43
44
LED1
LED2
LED3
LED4
OSC
DOUT
DIN
CLK
STB
KEY1
KEY2
VSS
VDD
SEG1/KS1
SEG2/KS2
SEG3/KS3
SEG4/KS4
SEG5/KS5
SEG6/KS6
SEG7/KS7
SEG8/KS8
SEG9/KS9
SEG10/KS10
SEG20/GRID9
SEG21/GRID8
SEG22/GRID7
SEG23/GRID6
SEG24/GRID5
GRID4
GRID3
GRID2
GRID1
VDD
VSS
SEG11/KS11
SEG12/KS12
SEG13/KS13
SEG14/KS14
SEG15/KS15
SEG16/KS16
VEE
SEG17/GRID12
SEG18/GRID11
SEG19/GRID10
Page of 79
Display

Click on the first or last page to see other DAV-DZ500F / HCD-DZ500F service manuals if exist.