DOWNLOAD Sony CMT-VC1 / HCD-VC1 Service Manual ↓ Size: 4.67 MB | Pages: 47 in PDF or view online for FREE

Model
CMT-VC1 HCD-VC1
Pages
47
Size
4.67 MB
Type
PDF
Document
Service Manual
Brand
Device
Audio
File
cmt-vc1-hcd-vc1.pdf
Date

Sony CMT-VC1 / HCD-VC1 Service Manual ▷ View online

HCD-VC1
26
26
S804
S806
S807
S808
S809
S810
S811
S812
D856, S812
S813
D853, S813
D856
S814
S815
S816
RV801
ROTARY
ENCODER
IC802
C615
1
2
3
CN805
D855
D854
D860
JW601
JW602
JW603
JW604
JW605
JW606
JW607
JW608
JW612
JW611
JW609
JW610
D852
S803
S805
S802
D852, S802
D853
CN806
JW613
C612
C613
R667
R668
R600
R675
L601
C614
L602
R659
R653
R663
R680
Q856
R662
R661
R660
R691
R654
R655
R692
Q853
R658
R699
R687
Q854
R698
R684
R656
Q852
R657
R679
R694
Q855
Q859
MAIN BOARD
CN801
(TAPE)
(TAPE)
(CD)
(TAPE)
(CD)
(CD)
(TAPE)
(CD)
(CD)
(TUNING)
(TUNING)
(TAPE)
D855, S807
CNP806
S801
JW614
(CHASSIS)
SWITCH BOARD
I/O SWITCH BOARD
F
VOLUME
DSG
PBC
X
x
x
+
n N
M
Z
m
M >
 .m
u
1-682-411-
12
(12)
CD
SYNC
FUNCTION
TUNER
/BAND
S801 – 816
I/1
1-682-417-
12
(12)
A
B
C
D
1
2
3
4
5
6
7
8
5-12. PRINTED  WIRING  BOARDS  – SWITCH/I/O SWITCH Boards –
 See page 17 for Circuit Boards Location.
• Semiconductor Location
(Page 24)
Q852
D-7
Q853
B-8
Q854
C-8
Q855
D-2
Q856
C-3
Q859
D-3
Ref. No.
Location
Ref. No.
Location
D852
D-7
D853
C-7
D854
D-2
D855
B-7
D856
C-4
D860
D-3
IC802
D-2
HCD-VC1
27
27
5-13. SCHEMATIC  DIAGRAM  – SWITCH/I/O SWITCH Boards –
• Voltages and waveforms are dc with respect to ground
under no-signal (detuned) conditions.
no mark : FM
S801
CNP806
CN806
CN805
S812
S811
S810
S809
S808
R660
R661
R662
R663
R653
R654
R655
R656
S802
R657
S803
S804
S805
S806
S816
R691
S815
S814
R692
S813
R684
C613
C612
R668
R667
R680
D856
R675
R699
D854
R679
R687
R698
R659
R658
S807
C615
C614
R600
L601
L602
R694
D860
IC802
D855
D853
D852
Q852
Q853
Q854
Q855
Q856
Q859
2P
2P
16P
820
1.2k
1.8k
3.3k
3.3k
1.8k
1.2k
820
680
1.2k
820
680
22000p
22000p
100k
100k
560
SLR325VR-T31
4.7k
560
SLR325VR-T31
560
560
560
4.7k
680
4.7
16V
0.01
4.7k
1k
SLR325VR-T31
NJL64H400A-1
SY3318-V
-ST-T
SY3318-V
-ST-T
SY3318-V
-ST-T
DTC114EKA
-T146
DTC114EKA
-T146
DTC114EKA
-T146
DTC114EKA
-T146
DTC114EKA
-T146
DTC114EKA
-T146
A1
A2
A3
A4
A5
A1
A2
A3
A4
A5
A0
A0
TC-LED
TU-LED
JOG-B
JOG-A
KEY3
KEY2
KEY1
D-GND
RMC
P-GND
CD-LED
CD SYNC
5V
D.S.G
8V
PBC-LED
(CD)
CD
SYNC
(TAPE)
TUNER
/BAND
DSG
TUNER
/BAND
+
-
VOLUME
B
A
COM
FUNCTION
CD SYNC
CD
TAPE
TUNING
V
O
G
PBC
1
µ
H
RV801
(ROTARY ENCODER)
REMOTE CONTROL
RECEIVER
(Page 23)
HCD-VC1
28
28
5-14.
IC  PIN  FUNCTION  DESCRIPTION
 MAIN BOARD IC801 CXP83120A-049Q (SYSTEM CONTROLLER, LCD DRIVER)
Pin No.
Pin Name
I/O
Description
1
TAPE-END
I
Tape end detect sensor input terminal    “H” input when the tape end detected
2
(TUNED)
I
Tuning detection signal input from the tuner pack    “L”: tuned
3
REMOCON
I
Sircs remote control signal input from the remote control receiver (IC802)
4
MOT-CON
O
Capstan/reel motor on/off control signal output terminal    “H”: motor on
SOL-CON
O
Trigger plunger on/off control signal output terminal    “H”: plunger on
6
5
T-MODE
I
Head position detect switch input terminal    “L”: forward direction, “H”: reverse direction
7
REG-CON
O
Main system power supply on/off control signal output terminal    “H”: power on
(BASS)
Jog dial pulse input from the rotary encoder (C phase input)    Not used (fixed at “L”)
9
8
I
10
(TU-DATA)
O
PLL serial data output to the PLL IC on the tuner pack (at tuner function)
11
(S-CLK)
O
Serial data transfer clock signal output to the VCD block (at CD function)
Serial data output to the VCD block (at CD function)
Serial data input from the VCD block (at CD function)
12
(S-SI)
I
13
(S-SO)
O
14
(S-REQ)
O
Interrupt status output to the VCD block
15
(PBC-LED)
O
O
LED drive signal output of the PBC indicator (D860)    “H”: LED on
16
(BASS)
I
Jog dial pulse input from the rotary encoder (D phase input)    Not used (fixed at “L”)
17
(MPEG-RST)
Reset signal output to the VCD block    “L”: reset
18
(TU-COUNT)
I
PLL count data input from the PLL IC on the tuner pack (at tuner function)
19
(TU-CE)
O
PLL serial chip enable signal output to the PLL IC on the tuner pack (at tuner function)
20
JOG-B
I
Jog dial pulse input from the rotary encoder (RV801  VOLUME) (B phase input)
21
JOG-A
I
O
I
Jog dial pulse input from the rotary encoder (RV801  VOLUME) (A phase input)
22
AMP-MUTE
O
Muting on/off control signal output to the power amplifier (IC101, 201)
“H”: muting on 
23
(SCK)
Serial data transfer clock signal output to the BD3861FS (IC323)
29
(TREBLE)
Jog dial pulse input from the rotary encoder (E phase input)    Not used (fixed at “L”)
25
TU-ON
O
Tuner function control signal output terminal
LED drive signal output of the TUNER/BAND indicator (D853)    “H”: tuner power on (LED on)
26
D.S.G.
O
LED drive signal output of the DSG (Dynamic Sound Generator) indicator (D854)
“H”: LED on
27
CD-SYNC
O
LED drive signal output of the CD SYNC indicator (D856)    “H”: LED on
28
(JOG-G)
I
Jog dial pulse input from the rotary encoder (G phase input)    Not used (fixed at “L”)
(TU-CLK)
O
PLL serial data transfer clock signal output to the PLL IC on the tuner pack (at tuner function)
24
(MIC CHECK)
O
Microphone jack IN/OUT check detection signal output terminal
30
(TREBLE)
Jog dial pulse input from the rotary encoder (F phase input)    Not used (fixed at “L”)
32
TC-SW
I
Half detect (side A and B) switch and cassette in detect switch input terminal (A/D input)
33
(JOG-H)
I
Jog dial pulse input from the rotary encoder (H phase input)    Not used (fixed at “L”)
34
KEY3
I
Key input terminal (A/D input)    S813 to S816 (TUNER/BAND, TUNING +/–, FUNCTION
input)
35
KEY2
I
Key input terminal (A/D input)    S801 to S806 (I/1, CD u/x/M >/.m,
Z  keys input) 
36
KEY1
I
Key input terminal (A/D input
S807 to S812 (TAPE n N/x/M/m/X, CD SYNC keys input)
 
(FM-ON)
Power supply on/off control signal output of the tuner section (FM +7.5V)
O
I
31
Pin No.
Pin Name
I/O
Description
37
SIMUKE/TEST
I
Destination setting terminal (A/D input)
38
RESET
I
System reset signal input from the reset signal generator (IC803)    “L”: reset
For several hundreds msec. after the power supply rises, “L” is input, then it changes to “H”
39
EXTAL1
I
Main system clock input terminal (4.19 MHz)
40
XTAL1
O
Main system clock output terminal (4.19 MHz)
41
VSS
Ground terminal
42
XTAL2
O
Sub system clock output terminal (500 kHz)    Not used (open)
43
EXTAL2
I
Sub system clock input terminal (500 kHz)    Not used (fixed at “L”)
44
AVREF
I
Reference voltage (+5V) input terminal (for A/D conversion)
45
AVSS
Ground terminal (for A/D conversion)
46
VL
O
Liquid crystal display bias on/off control signal output terminal
47 to 49
VLC3 to VLC1
Power supply terminal for the liquid crystal display bias
50 to 53
COM0 to COM3
O
Common drive signal output to the liquid crystal display (LCD801)
54 to 85
SEG0 to SEG31
O
Segment drive signal output to the liquid crystal display (LCD801)
86
C-XRST/FM ON
O
Not used (open)
87
REC-MUTE
O
Recording muting on/off selection signal output to the Tape section
“H”: muting on, “L”: muting off
88
SDA
O
Sirial data output to the BD3861FS (IC323)
89
VDD
Power supply terminal (+5V)
90
NC
Connected to power supply (+5V)
91
VSS
Ground terminal
92
TX
O
Sub system clock output terminal (32.768 kHz)
93
TEX
I
Sub system clock input terminal (32.768 kHz)
94
CD-ON
O
Power supply on/off control signal output of the CD section (+5V)
LED drive signal output of the CD u indicator (D852)    “H”: CD power on (LED on)
95
REC/PB
O
Recording/playback selection signal output to the BA3126N (IC402)
“L”: playback mode, “H”: recording mode
96
L-MUTE
O
Line muting on/off selection signal output to the Tape section
“H”: muting on, “L”: muting off
97
AU-MUTE
O
Muting on/off control signal output terminal    “H”: muting on
98
TC-ON
O
Power supply on/off control signal output of the cassette holder back light
LED drive signal output of the TAPE n N indicator (D855)    “H”: back light on (LED on)
99
WP
I
Wakeup control signal input terminal
100
(S-ACK)
I
Subcode sync (S0+S1) detection signal input from the VCD block (at CD function)
HCD-VC1
29
29
5-15. PRINTED  WIRING  BOARDS  – HEADPHONE/LCD/LOADING/VIDEO Boards –
 See page 17 for Circuit Boards Location.
5-16. SCHEMATIC  DIAGRAM  – HEADPHONE/LCD/LOADING/VIDEO Boards –
LCD BOARD
1-682-412-
12
(12)
CN803
LCD801
LIQUID CRYSTAL DISPLAY
36
19
17
2
2
25
20
15
10
5
D866
D867
D868
D869
        
CN810
LCD
BACK
LIGHT
LCD
BACK
LIGHT
A
B
C
D
E
F
G
1
2
3
4
5
CNP501
 
FB304
L202
C161
C261
FB301
L102
FB303
FB305
1
4
D
H
MAIN BOARD
CN804
MAIN BOARD
CN501
I
MAIN BOARD
CN401
E
MAIN BOARD
CN802
LOADING BOARD
M
1-676-599-
11
(11)
S1
OPEN
CLOSE
S1
DISC TRAY OPEN/CLOSE
DETECT
M901
(LOADING)
SW401
CN402
1-682-410-
12
(12)
VIDEO BOARD
VIDEO OUT
J401
SYSTEM SELECT
NTSC T AUTO T PAL
SW401
VCD BLOCK (3/3)
SUPPLIED WITH THE
ASSEMBLED BLOCK
JW615
1-682-409-
12
(12)
HEADPHONE
BOARD
i
J301
(Page 23)
(Page 23)
(Page 22)
(Page 24)
(Page 24)
(Page 24)
(Page 24)
D866
B-1
D867
B-1
D868
B-5
D869
B-5
• Semiconductor
Location
Ref. No.
Location
(Page 22)
Page of 47
Display

Click on the first or last page to see other CMT-VC1 / HCD-VC1 service manuals if exist.