Sony CMT-M100MD / HCD-M10 Service Manual ▷ View online
61
61
HCD-M10
6-18. SCHEMATIC DIAGRAM – AMP BOARD –
C951
IC902
C952
C953
C954
C955
C956
IC903
C957
C958
IC905
IC906
C959
C960
TM880
C927
C926
R927
C917
C916
R917
R912
C912
C913
C925
C924
R923
C923
C922
C915
C914
R951
C930
C920
C950
C962
D903
Q901
Q902
C961
C910
C909
R902
R950
CN902
CN901
R903
R913
R922
C908
R911
R921
C963
EP2
IC904
IC901
L922
L921
L911
L912
C911
C921
100
25V
25V
TA7812S
10
50V
100
25V
25V
10
50V
100
16V
16V
10
50V
TA7812S
100
16V
16V
10
50V
TA78057S
TA7805S
100
16V
10
50V
2P
0.22
0.22
10
1/2
0.22
0.22
10
1/2
2.2
0.1
0.1
R914
R924
10
10
R915
10
R925
10
0.1
0.1
2.2
0.1
0.1
0.1
0.1
22k
220p
220p
47
25V
0.01
HZS12C1LTD
UN4211
UN4211
0.01
0.001
1000
25V
22k
JW
FFC
1A
23P
B TO B
3A
15P
10k
2.2
2.2
4.7
50V
50V
22k
22k
0.01
TA7807S
LA4663
0.22
50V
0.22
50V
SPEAKER
CAUTION :
The negative speaker outputs are not grounded
because of the balanced transformerless circuit.
(If connecting them to ground, or each other, the
circuit is broken)
The negative speaker outputs are not grounded
because of the balanced transformerless circuit.
(If connecting them to ground, or each other, the
circuit is broken)
(Page 62)
(Page 52)
HCD-M10
62
62
6-19. SCHEMATIC DIAGRAM – POWER BOARD –
CN991
RY991
D991
R992
R991
C992
R994
R993
D992
D993
C993
D995
D998
D997
D996
C995
D994
C996
C994
C905
D902
C904
C903
D901
C901
R901
C997
EP4
CN900
T992
C918
C919
C991
IC991
Q991
CN992
CN993
F902
2P
1SS133
10k
1/4W
1k
1/4
22
50V
470
1/4W
470
1/4W
1SS133
1SS133
0.1
11ES2-TA2B
11ES2-TA2B
11ES2-TA2B
11ES2-TA2B
100
16V
16V
11ES2-TA2B
470
10V
10V
3300
16V
22000
16V
D3SBA20
0.1
0.1
D3SBA20
4700
25V
0.15
1/2W
1/2W
0.01
B TO B
3A
15P
LINE
FILTER
0.01
250V
0.01
250V
250V
0.01
250V
BA05T
2SC2603TP-
C2603TP-EF
2P
4P
T0.5A
250V
NEUTRAL
LIVE
NEUTRAL
NEUTRAL
LIVE
LIVE
FOR +9V
FOR +9V
FOR +15V
FOR +15V
FOR +9V
FOR +9V
FOR +15V
FOR +15V
AC-DET
POWER-ON
POWER GND
M.GND
AMP PWR
SUB+5.6V
SUB GND
15V PWR
M/H.GND
PRE 9V
7V GND
CDM GND
TC GND
SUPPLY.GND
PRE 9V
POWER
TRANSFORMER
T900
T901
TRANSFORMER
SUB POWER
RELAY DRIVE
UNSWD 5.6V REG
(CHASSIS)
50/60HZ
220-240V AC
BOARD
(Page 61)
AMP
63
HCD-M10
6-20. IC PIN FUNCTION DESCRIPTION
• IC101 CXA2523AR RF AMPLLFLER (BD BOARD)
• IC101 CXA2523AR RF AMPLLFLER (BD BOARD)
Pin No.
1
2
3
4 to 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
I/O
I
I
O
I
I
O
I
—
I
O
I
I
I
I
I
O
I/O
I/O
—
I/O
O
—
O
O
I
—
O
O
O
O
O
O
O
—
I
O
I
I/O
O
I
O
I
O
Pin Name
I
J
VC
A to F
PD
APC
APCREF
GND
TEMPI
TEMPR
SWDT
SCLK
XLAT
XSTBY
F0CNT
VREF
EQADJ
3TADJ
Vcc
WBLADJ
TE
CSLED
SE
ADFM
ADIN
ADAGC
ADFG
AUX
FE
ABCD
BOTM
PEAK
RF
RFAGC
AGCI
COMPO
COMPP
ADDC
OPO
OPN
RFO
MORFI
MORFO
Description
I-V converted RF signal I input
I-V converted RF signal J input
Middle point voltage (+1.5V) generation output
Signal input from the optical pick-up detector
Light amount monitor input
Laser APC output
Reference voltage input for setting laser power
Ground
Temperature sensor connection
Reference voltage output for the temperature sensor
Serial data input from the CXD2662R
Serial clock input from the CXD2662R
Latch signal input from the CXD2662R “L”: Latch
Stand by signal input “L”: Stand by
Center frequency control voltage input of BPF22, BPF3T, EQ from the CXD2662R
Reference voltage output (Not used)
Center frequency setting pin for the internal circuit EQ
Center frequency setting pin for the internal circuit BPF3T
+3V power supply
Center frequency setting pin for the internal circuit BPF22
Tracking error signal output to the CXD2662R
External capacitor connection pin for the sled error signal LPF
Sled error signal output to the CXD2662R
FM signal output of ADIP
ADIP signal comparator input ADFM is connected with AC coupling
External capacitor connection pin for AGC of ADIP
ADIP duplex signal output to the CXD2662R
I3 signal/temperature signal output to the CXD2662R
(Switching with a serial command)
Focus error signal output to the CXD2662R
Light amount signal output to the CXD2662R
RF/ABCD bottom hold signal output to the CXD2662R
RF/ABCD peak hold signal output to the CXD2662R
RF equalizer output to the CXD2662R
External capacitor connection pin for the RF AGC circuit
Input to the RF AGC circuit The RF amplifier output is input with AC coupling
User comparator output (Not used)
User comparator input (Fixed at “L”)
External capacitor pin for cutting the low band of the ADIP amplifier
User operation amplifier output (Not used)
User operation amplifier inversion input (Fixed at “L”)
RF amplifier output
Groove RF signal is input with AC coupling
Groove RF signal output
• Abbreviation
APC: Auto Power Control
AGC: Auto Gain Control
AGC: Auto Gain Control
64
HCD-M10
• IC151 CXD2662R DIGITAL SIGNAL PROCESSOR, DIGITAL SERVO SIGNAL PROCESSOR (BD BOARD)
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31 to 34
35
36 to 40
41
42
43
44
45
46
47
48
49
50, 51
52
53
54
55
56
57
I/O
O
O
O
O
I
I (S)
I (S)
O (3)
O (3)
I (S)
O
O
I
O
I
I
O
I
I
I
O
I
I
I
I
O
O
O
O
—
O
O
O
O
—
O
O
O
O
O
I/O
I/O
I/O
I (S)
O
I (A)
—
I (A)
I (A)
Pin Name
MNT0 (FOK)
MNT1 (SHCK)
MNT2 (XBUSY)
MNT3 (SLOC)
SWDT
SCLK
XLAT
SRDT
SENS
XRST
SQSY
DQSY
RECP
XINT
TX
OSCI
OSCO
XTSL
DIN0
DIN1
DOUT
DADTI
LRCKI
XBCKI
ADDT
DADT
LRCK
XBCK
FS256
DVDD
A03 to A00
A10
A04 to A08
A11
DVSS
XOE
XCAS
A09
XRAS
XWE
D1
D0
D2, D3
MVCI
ASYO
ASYI
AVDD
BIAS
RFI
Description
Function FOK signal output to the system control (monitor output)
“H” is output when focus is on (Not used)
Track jump detection signal output to the system control (monitor output)
Monitor 2 output to the system control (monitor output)
Monitor 3 output to the system control (monitor output) (Not used)
Writing data signal input from the system control
Serial clock signal input from the system control
Serial latch signal input from the system control
Reading data signal output to the system control
Internal status (SENSE) output to the system control
Reset signal input from the system control “L”: Reset
Subcode Q sync (SCOR) output to the system control
“L” is output every 13.3 msec. Almost all, “H” is output
Digital In U-bit CD format or MD format subcode Q sync (SCOR) output to the system control
Laser power switching input from the system control “H”: Recording, “L”: Playback
Interrupt status output to the system control
Recording data output enable input from the system control
System clock input (512Fs=22.5792 MHz)
System clock output (512Fs=22.5792 MHz) (Not used)
System clock frequency setting “L”: 45.1584 MHz, “H”: 22.5792 MHz (Fixed at “H”)
Digital audio input (Optical input)
Digital audio input (Optical input) (Fixed at “L”)
Digital audio output (Optical output) (Open)
Serial data input (Fixed at “L”)
LR clock input “H” : Lch, “L” : R ch (Fixed at “L”)
Serial data clock input (Fixed at “L”)
Data input from the A/D converter
Data output to the D/A converter (Not used)
LR clock output for the A/D and D/A converter (44.1 kHz) (Not used)
Bit clock output to the A/D and D/A converter (2.8224 MHz)
11.2896 MHz clock output (Not used)
+3V power supply (Digital)
DRAM address output
DRAM address output
DRAM address output
DRAM address output (Not used)
Ground (Digital)
Output enable output for DRAM
CAS signal output for DRAM
Address output for DRAM
RAS signal output for DRAM
Write enable signal output for DRAM
Data input/output for DRAM
Clock input from an external VCO (Fixed at “L”)
Playback EFM duplex signal output
Playback EFM comparator slice level input
+3V power supply (Analog)
Playback EFM comparator bias current input
Playback EFM RF signal input
* I (S) stands for Schmidt input, I (A) for analog input, O (3) for 3-state output, and O (A) for analog output in the column I/O
Click on the first or last page to see other CMT-M100MD / HCD-M10 service manuals if exist.