DOWNLOAD Sharp PZ-43MR2E (serv.man8) Service Manual ↓ Size: 531.78 KB | Pages: 23 in PDF or view online for FREE

Model
PZ-43MR2E (serv.man8)
Pages
23
Size
531.78 KB
Type
PDF
Document
Service Manual
Brand
Device
TV / LCD / Description of major functions
File
pz-43mr2e-sm8.pdf
Date

Sharp PZ-43MR2E (serv.man8) Service Manual ▷ View online

35
PZ-43MR2E
PZ-50MR2E
Ë
VHiTA1318AF-1 (ASSY: IC604)
»
Sync Processor
»
Block Diagram
36
PZ-43MR2E
PZ-50MR2E
3
1
11
4
2
10
5
6
7
8
20
9
24
12
13
15
14
16
17
18
21
19
22
23
»
Pin Function
Pin No.
Pin Name
I/O
Pin Function
HD1-IN
HD2-IN
HD3-IN
VD1-IN
VD2-IN
VD3-IN
ANALOG GND
AFC FILTER
HVCO
VCC
DAC1
(V. SYNC output)
DAC2
(H/C. SYNC output)
DAC3
CP-OUT
HD1-OUT
HD2-OUT
DIGITAL GND
SDA
SCL
ADDRESS SW
SYNC1-IN
SYNC2-IN
VD1-OUT
VD2-OUT
I
I
I
I
I
I


O
O
O
O
O
O
I/O
I
I
I
I
O
O
Input the horizontal synchronizing signal.
It’s polarity corresponds to both positive and negative.
Input from this pin does not be synchronized internally.
Input the horizontal vertical signal.
It’s polarity corresponds to both positive and negative.
Input from this pin does not be synchronized internally.
The GND pin for analog circuit block.
Connect the filter for horizontal AFC. The  frequency of the horizontal output is varied
by the volyage at this pin.
Connect the ceramic oscillator for horizontal oscillator.
The VCC pin. (9.0V)
DAC1 output pin. When TEST mode, VD or vertical sync signal to frequency counter
circuit is output.
DAC2 output pin. When TEST mode, HD or composite sync signal to frequency
counter circuit is output.
DAC3 output pin. This pin is open-collector system. When TEST mode, test pilses for
the shipping is output.
Clamp pulse output pin. CP mode at synchronization circuit is output.
HD output pin. This pin is open-collector system.
HD1/HD2 does not be synchronizing and they are output from this pin.
It’s polarity is switched by BUS write function.
The GND pin for logic circuit block.
The SDA pin for I2C BUS.
The SCL pin for I2C BUS.
Slave address switch.
Input a signal to separate sync signal.
VD output pin. This pin is open-collector system.
VD1/VD2 does not be synchronizing and they are output from this pin.
It’s polarity is switched by BUS write function.
37
PZ-43MR2E
PZ-50MR2E
Ë
VHiCXD2064Q-1 (ASSY: IC402, IC405)
»
Digital Comb Filter
»
Block Diagram
38
PZ-43MR2E
PZ-50MR2E
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15, 28, 32, 33, 35,
16, 27, 34
18, 29, 36
17
19
20
21
22
23
24
25
26
30
31
37
38
39
40
41
42
43
44
45
46
47
48
»
Pin Function
Pin No.
Pin Name
I/O
Pin Function
CLPO
ADIN
RB
ADVS
ADVD
RT
ACO
DAVD
AYO
DAVS
VG
VRF
IRF
VB
TEST
DVDD
DVSS
MOD2
MOD1
VEH3
VEH2
VEH1
PNR
DTR
NTPL2
NTPL1
APCN
TRAP
FIN
CKSL
PLSL
MCKO
ADCK
CPO
PLVS
VCV
PLVD
CLVD
CLPEN
CLVS
O
I
O

O
O
O
O
I
O
O
I

I
I
I
I
I
I
I
I
I
I
I
I
I
I
O
I
O
I

I
Built-in clamp circuit current output terminal. To be connected to ADIN when built-in
clamp is used.
Comb filter analog input (A/D converter) terminal.
A/D converter reference bottom voltage. (standard 0.52V)
A/D converter analog grounding terminal.
A/D converter analog power terminal. (5.0V)
A/D converter reference top voltage. (standard 2.6V)
Analog chroma signal output terminal. Resistance to be added between this pin and
GND for obtaining the output.
D/A converter analog power terminal. (5.0V)
Analog luminance signal output terminal. Resistance to be added between this pin and
GND for obtaining the output.
D/A converter analog grounding terminal.
D/A converter terminal.
Y,C ch D/A converter output full-scale setting terminal.
x16 resistance to be connected against D/A converter output resistance “R”.
D/A converter terminal.
Test terminal. (fixed at Low)
Digital power terminal. (5.0V)
Digital grounding terminal.
Y/C separation mode setting terminal.
MODE2
MOD1
L
L
Most suitable process mode
H
L
BPF separation mode
Vertical contour enhancement setting terminal.
L: NTSC  H: PAL, M-PAL, N-PAL
Fixed at Low.
NTSC/PAL/M-PAL/N-PAL mode setting terminal.
NTPL2
NTPL1
L
L
NTSC
H
H
PAL
H
L
M-PAL
H
H
N-PAL
Horizontal aperture correction circuit setting terminal. L: off, H: on
Trap filter circuit setting terminal. L: off, H: on
Clock input terminal.
PLL control terminal. VCO oscillator output’s 4fsc clock to be fed in.
FIN input fsc to be selected.
Clock (4fsc) output terminal.
A/D converter clock input terminal. To be connected to MCKO.
PLL phase comparator output terminal.
PLL analog grounding terminal.
VCO control voltage input terminal.
PLL analog power terminal. (5.0V)
Clamp D/A converter analog power terminal. (5.0V)
Clamp circuit enable terminal.
Clamp D/A converter analog grounding terminal.
Page of 23
Display

Click on the first or last page to see other PZ-43MR2E (serv.man8) service manuals if exist.