DOWNLOAD Sharp CD-SW340H Service Manual ↓ Size: 13.69 MB | Pages: 96 in PDF or view online for FREE

Model
CD-SW340H
Pages
96
Size
13.69 MB
Type
PDF
Document
Service Manual
Brand
Device
Audio / System
File
cd-sw340h.pdf
Date

Sharp CD-SW340H Service Manual ▷ View online

CD-SW340H
8 – 2
IC1 VHiLC78690E-1: CD Servo (LC78690E) (2/2)
In this unit, the terminal with asterisk mark (*) is (open) terminal which is not connected to the outside.
Pin No.
Terminal Name
Input/Output
Setting in Reset
Function
51
CONT1
Input/Output
INPUT
General Purpose I/O pin 
1
Controlled by command from the microproces-
sor. Any of these that are unused must be 
either set up as input pin ports and connected 
to 0V, or set up as output pin ports and left 
open.
52
CONT0
Input/Output
INPUT
General Purpose I/O pin 
0
53
TEST0
Input
L
Test input pin 1. This pin must always be connected to 0V.
54
STREQ
Input/Output
INPUT
Stream data request output pin.
55
STCK
Input/Output
INPUT
Stream data bit clock usage input pin.
56
STDATA
Input/Output
INPUT
Stream data input pin.
57
TEST1
Input
L
Test input pin 0. This pin must always be connected to 0V.
58*
DATA
Output
L
Left/Right clock output pin.
59*
DATACK
Output
L
Bit clock output pin.
60*
LRSY
Output
L
Left/Right channel data output pin.
61
VVDD2
For use by 
the EFM  
PLL Circuit
Built-in VCO power supply pin 2.
62
VPREF2
Input
INPUT
Built-in VCO control oscillator range setting input pin.
63
VCOC2
Input
INPUT
Built-in VCO control voltage setting input pin.
64
VPDOUT2
Output
UNSTABLE
Built-in VCO control output pin 2.
65
VVSS2
Built-in VCO GND pin. This pin must always be connected to 
0V.
66
DVDD1.8
Output
H
Supply voltage connect to condenser for digital circuit.
67
DVSS
Digital GND pin. This pin must always be connected to 0V.
68
DVDD
Digital power supply pin.
69*
DOUT
Output
Input
Digital output pin. EIAJ format.
70*
AMUTEB
Output
L
GAMUTEB output pin.
71
XVSS
Digital GND pin. This pin must always be connected to 0V.
72
XOUT
Output
OSCILLATING
Crystal 
oscillator
Connections for a 16.9344 MHZ oscillator element.
73
XIN
Input
OSCILLATING
74
XVDD
Digital power supply pin.
75
LCHO
Output
LRVDD/2
D/A con-
verter
Left channel output supply pin.
76
LRVDD
LR channel power supply pin.
77
LRVSS
LR channel GND pin. This pin must always be connected to 
0V.
78
RCHO
Output
LRVDD/2
Right channel input supply pin.
79
AVDD
Analog power supply pin.
80
SLCO
Slice level control output pin.
CD-SW340H
8 – 3
IC1 VHiLC78690E-1: CD Servo (LC78690E)
1
EFMIN
RFOUT
LPF
PHLPF
AIN
CIN
BIN
DIN
FEC
RFMON
VREF
JITTC
EIN
FIN
TEC
TE
TEIN
AVSS
A
VDD
FD0
TD0
SLD0
SPD0
VVSS1
PDOUT1
PDOUT0
PCKIST
VVDD1
DMUTEB
PUIN
DEFECT
FSEQ
C2F
DV
D
D
D
VSS
VVDD3
VVSS3
D
V
DD1.8
LDD
LDS
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21 22 23 24 25 26 27 28 29
31
30
32 33 34 35 36 37 38 39 40
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
80 79 78 77 76 75 74 73 72
70
71
69 68 67 66
63
64
65
62 61
DVDD
DVSS
CE
CL
DI
DO
RESB
INTB0
INTB1
CONT2
CONT1
CONT0
TEST0
STREQ
STCK
STDATA
TEST1
DATA
DATACK
LRSY
VVDD2
VPREF2
VCOC2
VPDOUT2
VVSS2
D
VDD1.8
D
VSS
DV
D
D
DOUT
AMUTEB
XVSS
XOUT
XIN
XVDD
LCH0
LR
VDD
LR
VSS
RCH0
AV
D
D
SLC0
LC78690E
VVDD2
VPREF2
VCOC2
VPDOUT2
VVSS2
D
VDD1.8
D
VSS
DV
D
D
DOUT
AMUTEB
XVSS
XOUT
XIN
XVDD
LCH0
LR
VDD
LR
VSS
RCH0
AV
D
D
SLC0
EFMIN
RFOUT
LPF
PHLPF
AIN
CIN
BIN
DIN
FEC
RFMON
VREF
JITTC
EIN
FIN
TEC
TE
TEIN
AVSS
LDD
LDS
AV
D
D
FD0
TD0
SLD0
SPD0
VVSS1
PDOUT1
PDOUT0
PCKIST
VVDD1
DMUTEB
PUIN
DEFECT
FSEQ
C2F
DV
D
D
D
VSS
VVDD3
VVSS3
D
V
DD1.8
DVDD
DVSS
CE
CL
DI
DO
RESB
INTB0
INTB1
CONT2
CONT1
CONT0
TEST0
STREQ
STCK
STDATA
TEST1
DATA
DATACK
LRSY
PLL2
AUDIO
I/F
Stream
I/F
Memory
1M
CPU I/F
&
PORT
CONTROL
DOUT
1bit DAC
8FS DIGITAL FILTER
DEEMPHASIS
CLOCK
GENERATOR
ATTENUATION CONTROL
INTERPOLATION MUTE
Audio FLT MUTE
MP3 & WMA
DECODER
Memory I/F
Synchronization
Detection
EFM
Demodulation
TEXT
ROM
DECODER
ERROR
CORRECTION
PLL3
SUBCODE DECODE
CD PLL
MONITOR
VREF
RF
SIGNAL
PROCESSOR
D/A
APC
JITTER
TES,HFL,
DEFECT
A/D
SERVO
CONTROL
SLICE LEVEL
CONTROL
LPF
Figure 8-1: BLOCK DIAGRAM OF IC
CD-SW340H
8 – 4
IC2 VHILA6261//-1: Focus/Tracking/Spin/Sled Driver (LA6261)
In this unit, the terminal with asterisk mark (*) is (open) terminal which is not connected to the outside.
* Set power system GND to the minimum potential together with SGND.
* Short-circuit three pins of power system SVSS and PVCC1 externally before use.
Pin No.
Terminal Name
Function
1
VO3+
BTL Output pin (+) for channel 3.
2
VO3-
BTL Output pin (-) for channel 3.
3
VO2+
BTL Output pin (+) for channel 2.
4
VO2-
BTL Output pin (-) for channel 2.
5
VO1+
BTL Output pin (+) for channel 1.
6
VO1-
BTL Output pin (-) for channel 1.
7
PGND1
Power GND for channels 1,2,3 and 4 (BTL).
8
REGIN
Regulator pin (External PNP base).
9
PVCC1
Power for channels 1,2,3 and 4 (BTL). (SVCC short-crircuited)
10
REGOUT
Regulator pin (External PNP collector).
11
VIN1
Input pin for channel 1
12*
VIN1G
Input pin for channel 1 (for gain control)
13
VIN2
Input pin for channel 2
14*
VIN2G
Input pin for channel 2 (for gain control)
15
VIN3
Input pin for channel 3
16*
VIN3G
Input pin for channel 3 (for gain control)
17
VIN4
Input pin for channel 4
18
VIN4G
Input pin for channel 4 (for gain control)
19
FWD5
CH5 Output change pin (FWD). Logic input for bridge.
20
REV5
CH5 Output change pin (REV). Logic input for bridge.
21
VCONT5
Input pin for CH5 output voltage control
22
FWD6
CH6 Output change pin (FWD). Logic input for bridge.
23
REV6
CH6 Output change pin (REV). Logic input for bridge.
24
VCONT6
Input pin for CH5 output voltage control.
25
VREFIN
Reference voltage input pin.
26
SGND
Signal system GND
27
SVCC
Signal system power (PVCC1 short - circuited)
28
PVCC2
Power for channel 5 and 6 (H bridge).
29
MUTE
Input pin for BTL mute.
30
PGND2
Power GND for channels 5 and 6 (H bridge).
31
VO6+
H bridge Output pin (+) for channel 6.
32
VO6-
H bridge Output pin (-) for channel 6.
33
VO5+
H bridge Output pin (+) for channel 5.
34
VO5-
H bridge Output pin (-) for channel 5.
35
VO4+
BTL Output pin (+) for channel 4.
36
VO4-
BTL Output pin (-) for channel 4.
CD-SW340H
8 – 5
IC2 VHILA6261//-1: Focus/Tracking/Spin/Sled Driver (LA6261)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
+
-
+
-
+
-
+
-
+
-
+
-
+
-
+
-
+
-
+
-
11k
22k
1k
1k
1k
1k
11k
11k
11k
22k
22k
22k
-
+
-
+
Pre Drive
Pre Drive
+
-
+
-
+
-
Reference
voltage
DUFFER AMP
For 1/2 VCC
DUFFER AMP
For VREF
TSD
Band gad
BTL
Mode 
select
Mode 
select
CH4
CH5
CH6
CH3
CH2
CH1
VOLTAGE
CONTROL AMP
Figure 8-2: BLOCK DIAGRAM OF IC
Page of 96
Display

Click on the first or last page to see other CD-SW340H service manuals if exist.