Panasonic CQ-FX323W Service Manual ▷ View online
•
•
•
•
Power Supply Voltage : DC14.4V
•
•
•
•
Output Impedance : 4
Ω
•
•
•
•
Output Power : 0.5W
•
•
•
•
Balance, Fader Control : Center
•
•
•
•
Bass, Treble Control : Center
10 ALIGNMENT INSTRUCTIONS
10.1. Alignment Conditions
Note:
Do not align the FM/AM package block. When the package block is necessary, it will be supplied already aligned at the
factory.
factory.
10.2. Dolby NR Alignment
Step
Alignment Item
Test Tape
VTVM Connection
Adjust
Remarks
(1)
DOLBY NR Rch
RFKZ0038
TP201
VR1
Adjust for 388mV ±20mV
(2)
DOLBY NR Lch
RFKZ0038
TP301
VR2
Adjust for 388mV ±20mV
11 ALIGNMENT POINTS
5
CQ-FX323W
12 RE-ASSEMBLY PROCEDURE for REEL PWB ASSY
•
•
•
•
When you re-assembly the REEL PWB Ass´y please refer to the following procedure.
1. Set the gear of Reel PWB Ass´y (Ref. No. 61) into the first tooth of O.P. Plate Ass´y (Ref. No. 20) as shown below.
2. Tighte the (1-4) screws of Reel PWB Ass´y shown in the figure.
6
CQ-FX323W
13.1. Main Block
IC600 : C2BBGF000142
Pin
No.
Port
Description
I/O
(V)
1
INIT C
Initial C
I
0
2
A-IN
Spectrum analyzer data
I
0
3
SEL CONT
Not used
-
-
4
AVss
Analog ground
-
0
5
AF MUTE
AF mute
O
0
6
EJECT
Eject SW input
I
4.7
7
AVREF
Reference voltage
-
4.8
8
MODE1
Tape mode SW
I
4.7
9
STNBY
Power Amp. stand-by
O
4.9
10
MODE3
Tape mode SW
I
4.7
11
CD.C DATA CD changer data
I
0
12
N.C.
No connection
-
-
13
CD.C CLK
CD changer clock
I
0
14
REM OUT
CD changer remote control
O
4.6
15
PLL CE
PLL controller chip enable
O
0
16
PLL
DATA
(MI)
Data from PLL
I
5.1
17
PLL
DATA
(MO)
Data for PLL
O
0
18
PLL CLK
O
4.8
19
S.HDB(NC)
-
-
-
20
MMT-F
Main motor control
O
0
21
SMT-F
Sub motor control
O
4.8
22
DOLBY
Dolby control
O
4.8
23
F/R
Tape FF/REW detection
I
4.8
24
MS GAIN
MS gain control
O
4.8
25
MTL
Motor tape select
O
0
26
SMT-R
Sub motor control
O
4.8
27
R.REEL
Tape REW detection
I
1.5
28
F.REEL
Tape FF detection
I
1.5
29
MS IN
TPS input
I
0
30
T-IN
Tape in detection
I
0
31
CONT A
Not used
-
-
32
CONT B
Not used
-
-
33
VSS
Ground
-
0
34
CONT C
Not used
-
-
35
ST
FM stereo detection
I
4.7
36
IC2-CLK
Electronic volume clock
O
4.6
37
IC2-DATA
Electronic volume data
I/O
5.2
38
LED
Warming alarm LED control
O
5.2
39
NC
No connection
-
-
40
BZIN
Power ON/OFF detection
I
4.9
41
LCD-DI
LCD data input
O
0
42
LCD-DO
LCD data output
I
4.5
43
LCD-CLK
LCD clock
O
0
44
LCD-CE
LCD chip enable output
O
0
45
NC
No connection
-
-
46
NC
No connection
-
-
47
NC
No connection
-
-
48
NC
No connection
-
-
49
POWER.LE
D
D
Power LED control
O
4.8
50
BZOUT
Not used
-
-
51
INV CONT2
Invertor control
O
0
52
INV CONT1
Invertor control
O
0
53
NC
No connection
-
-
54
NC
No connection
-
-
55
FP OPN/CLS Front panel open/close
I
5.1
56
ILL CONT
Illumi. control
O
4.8
57
PWR CNT
Power control
O
4.8
58
ACC
ACC detection
I
4.4
59
RDS DATA
Not used
-
-
60
/RESET
Reset input
I
4.4
61
REM
Remocon data input
I
4.1
62
BATT
Battery detection
I
4.3
63
EJ.ILL
Eject button illumi.
O
4.9
64
CD.C.STB
CD changer strobe input
I
0
65
MUTE
Mute control
O
0
66
MODE2
Tape mode SW
I
0
67
GND
Ground
-
0
68
VDD
+5V power supply
-
4.8
69
X2
Crystal oscillator
-
2.8
70
X1
Crystal oscillator
-
1.9
71
VSS
Ground
-
0
72
NC
No connection
-
-
73
PANEL
Panel detection
I
0.4
74
AVDD
+5V power supply
-
4.8
75
AVREF
(Connecting to VDD)
-
4.8
76
N.C.
No connection
-
-
77
NC
(Connecting to ground)
-
0
78
SD
B/S detection
I
0.4
79
INIT A
Initial value A
I
0
80
INIT B
Initial value B
I
4.8
Note 1 :
Voltage measuerments are with respect to ground, with a
voltmeter (Internal resistance : 10M ohms.)
voltmeter (Internal resistance : 10M ohms.)
13.2. Display Block
IC901 : YEAMLC75884W
Pin
No.
Port
Description
I/O
(V)
1-51 S3 ~ 53
LCD segment data
O
2.5
52-55 COM1-4
LCD common
O
2.5
56,57 S54,55
LCD segment data
O
2.5
58-61 KS3-6
Key strobe
O
0.9
62-66 KI1-5
Key data
I
0
67
VDD
+5V power supply
-
5.1
68
VLCD
+5V power supply
-
5.1
69
VLCD1
LCD angle
-
3.3
70
VLCD2
LCD angle
-
1.7
71
VSS
Ground
-
0
72
TEST
(Connecting to ground)
-
0
73
OSC
Oscillator terminal
-
3.9
74
/RESET
(Connecting to VCC)
-
5.1
75
DO
Key data output
O
4.1
76
CE
LCD driver chip enable
I
0
77
CLK
LCD clock
I
0
78
DI
LCD data
I
0
79
S1
LCD segment data
O
2.5
80
S2
LCD segment data
O
2.5
13 TERMINALS DESCRIPTION
7
CQ-FX323W
IC650 : YEAMC14584BE
IC802 : YEAMM5218AFE
14 PACKAGE AND IC BLOCK DIAGRAM
14.1. Main Block
PA51 : YEAU03E052C
IC201 : YEAMEA6320TT
8
CQ-FX323W
Click on the first or last page to see other CQ-FX323W service manuals if exist.