DOWNLOAD LG 32LV5500-SD (CHASSIS:LJ12E) Service Manual ↓ Size: 15.56 MB | Pages: 108 in PDF or view online for FREE

Model
32LV5500-SD (CHASSIS:LJ12E)
Pages
108
Size
15.56 MB
Type
PDF
Document
Service Manual
Brand
Device
TV / LCD
File
32lv5500-sd-chassis-lj12e.pdf
Date
PREV: LG 32LV5500-DD (CHASSIS:LT12E) Service Manual

LG 32LV5500-SD (CHASSIS:LJ12E) Service Manual ▷ View online

THE    SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS 
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE    SYMBOL MARK OF THE SCHEMETIC.
V12
VCC_LCM
(+3.3V)
Z_OUT
GOE
C513
10uF
25V
VGL
(-5V)
C510
10uF
25V
V16
C502
0.1uF
50V
C519
0.01uF
50V
OPT_N
V5
VCOMFB
V7
V17
GSP
C506
10uF
25V
GSP
V7
V18
V3
C514
10uF
25V
H_CONV
V9
GSC
VCC_LCM
(+3.3V)
C512
10uF
25V
VGL
(-5V)
OPT_P
V12
V6
V13
V3
POL
C504
10uF
25V
VGH
(+27V)
V15
V4
V13
SOE
V5
C508
10uF
25V
GOE
Z_OUT
VCOMOUT
VCOMFB
C511
10uF
25V
VDD_LCM
(+16V)
V14
C509
0.01uF
50V
HVDD
(+8V)
V1
C518
0.1uF
50V
V10
H_CONV
C516
10uF
25V
V9
C517
0.1uF
50V
P501
104060-8017
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
VDD_LCM
(+16V)
V17
OPT_N
V2
VGH
(+27V)
V14
V1
P502
104060-8017
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
VCOMOUT
GSC
C505
10uF
25V
HVDD
(+8V)
V4
C503
10uF
25V
SOE
V2
V15
V18
C507
0.1uF
50V
V6
POL
C515
10uF
25V
V10
V16
RRV6P
RLVCLKN
RRVCLKN
RRV5P
RRV0N
RLV6P
RRV2N
RLV4P
RRVCLKP
RLV2P
RLV0P
RLV6N
RLV4N
RRV4N
RLVCLKP
RLV2N
RRV0P
RRV1P
RLV5N
RLV5P
RRV6N
RLV1P
RRV2P
RLV1N
RRV4P
RRV1N
RLV0N
RRV5N
LLV6P
LLV1N
LLVCLKP
LLV2N
LRV4P
LLV6N
LRV0P
LRV6P
LLV4N
LLVCLKN
LRV1P
LRVCLKP
LRV2N
LLV0P
LRV2P
LRVCLKN
LLV2P
LRV0N
LLV0N
LLV4P
LRV5P
LLV5P
LRV1N
LRV6N
LRV4N
LRV5N
LLV1P
LLV5N
R504
33
L/DIM0_VS
R503
33
P503
12507WR-08L
1
2
3
4
5
6
7
8
9
L/DIM1_MOSI
R506
33
L/DIM0_MOSI
P504
12507WR-08L
1
2
3
4
5
6
7
8
9
L/DIM1_SCLK
L/DIM0_SCLK
L/DIM1_VS
R505
33
I2C_SDA
I2C_SDA
I2C_SCL
I2C_SCL
MDS62110204
M1
GASKET_5.5T
MDS62110204
M2
GASKET_5.5T
MDS62110204
M3
GASKET_5.5T
MDS62110204
M4
GASKET_5.5T
MDS62110204
M5
GASKET_5.5T
MDS62110204
M6
GASKET_5.5T
RXBCLKN
C500
10uF
25V
RXB4N
RXA0P
R502
33
RXA4P
RXB1N
RXB2P
RXACLKP
RXA3N
I2C_SDA
RESET
RXB3N
RXB0N
RXA2P
I2C_SCL
R500
33
RXACLKN
RXB2N
RXB4P
RXA0N
RXA1N
P500
FI-RE51S-HFK-A
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
RXA4N
L500
CIS21J121
RXBCLKP
RXB0P
RXB1P
RXA3P
RXA1P
RXB3P
3D_SYNC_Out
C501
10uF
25V
RXA2N
VLCD_POWER
(+12V)
MDS62110208
M6-*1
GASKET_4.5T
MDS62110208
M4-*1
GASKET_4.5T
MDS62110208
M2-*1
GASKET_4.5T
MDS62110208
M5-*1
GASKET_4.5T
MDS62110208
M1-*1
GASKET_4.5T
MDS62110208
M3-*1
GASKET_4.5T
MDS62110204
M7
OPT
LVDS/mini-LVDS wafer
2010. 10. 20
5
LG1121 GP3
7
[FRC-II 51P LVDS input wafer]
[LEFT FFC CONNECTOR]
[RIGHT FFC CONNECTOR]
[FRC-II 80P mini-LVDS output wafer]
[To LED Driver]
SMD Gasket 4.5T
SMD Gasket 4.5T
THE    SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS 
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE    SYMBOL MARK OF THE SCHEMETIC.
RLV1N
TXD0P
LLV0P
RRV2N
TXHCLKP
TXE1N
TXH3N
TXA0P
TXH0N
TXG0N
TXCCLKN
LLV4P
TXFCLKP
LLVCLKP
TXD4N
TXD4P
TXB2P
LRV4P
TXA3N
LLV6P
LRV6N
TXG1P
LRV1P
LLV5P
TXE2N
TXH1N
RRV0N
LLV6N
TXH2N
TXG1N
TXG3P
TXD3N
TXH1P
RRV4N
RRVCLKN
TXC0P
TXF0P
LRV4N
RLV4P
TXB1P
RLVCLKN
TXF4P
TXBCLKN
TXG2N
TXE2P
TXH4P
TXF3N
TXC3P
TXD1P
TXDCLKN
TXC3N
TXA0N
TXD0N
LRV2N
TXH4N
TXECLKP
TXB0P
TXDCLKP
LRV2P
RLV2N
TXF3P
TXF1P
RRV0P
TXD2P
RRV6P
TXA4P
RRVCLKP
LLV2N
RLV6N
TXFCLKN
TXHCLKN
TXA3P
TXA4N
TXC2N
TXE3P
TXB4N
RLV6P
TXC4N
LRV5P
TXD2N
TXA2P
TXF1N
RLV0N
TXB4P
TXGCLKN
TXB2N
LR_IND
LRV1N
TXE4N
RRV1N
RLV1P
TXE4P
RLV5P
AGP_EN
LRVCLKN
SOE
RRV1P
RRV5P
TXACLKN
RRV6N
TXE0N
TXB1N
RRV2P
TXD3P
TXF0N
RLV4N
TXG2P
TXE0P
TXACLKP
LLV1P
TXB3N
TCON_RST
RLV2P
TXF4N
TXGCLKP
RLVCLKP
TXBCLKP
TXH3P
LRV0P
TXG0P
LRV5N
RRV5N
LRV0N
LLVCLKN
TXC2P
TXE3N
TXA2N
RLV0P
TXC1P
TXF2N
TXH0P
TXD1N
TXE1P
TXA1P
RRV4P
TXB0N
TXC1N
I2C_SCL
TXH2P
TXB3P
TXC0N
TXCCLKP
TXF2P
MODE_SEL
TXG4N
LLV4N
TXC4P
TXG3N
LLV0N
LLV2P
LRVCLKP
TXECLKN
TXA1N
RLV5N
LLV5N
TXG4P
LRV6P
WP_EEPROM_TCON
LLV1N
H_CONV
POL
R602
33
FLK
R601
33
R600
33
R604
33
OPT_N
R606
33
R607
33
GSC
R603
33
R614
33
GOE
R608
33
GSP
OPT_P
R609
33
R612
33
R613
33
I2C_SDA
TCON_SDA
TCON_SCL
+3.3VDD
+1.0VDD
+3.3AVDD_RX
+3.3AVDD_TX
C609
0.1uF
16V
+3.3VDD
C633
0.1uF
16V
C651
0.1uF
16V
C605
0.1uF
16V
L600
CIS21J121
+3.3VDD
C601
0.1uF
16V
+1.0VDD
C606
0.1uF
16V
L601
CIS21J121
C602
0.1uF
16V
VCC_LCM
(+3.3V)
+1.0VDD
C659
0.1uF
16V
C661
0.1uF
16V
C660
0.1uF
16V
C603
0.1uF
16V
C607
0.1uF
16V
+3.3AVDD_RX
L602
CIS21J121
C643
0.1uF
16V
C627
0.1uF
16V
+3.3AVDD_RX
C604
0.1uF
16V
C612
0.1uF
16V
+3.3AVDD_TX
+3.3AVDD_TX
L603
CIS21J121
C608
0.1uF
16V
C632
0.1uF
16V
C600
0.1uF
16V
R610
33
R611
33
TCON_SDA
TCON_SCL
WP_EEPROM_TCON
R619
10K
IC600
AT24C64D-SSHM-T
3
A2
2
A1
4
GND
1
A0
5
SDA
6
SCL
7
WP
8
VCC
P600
12507WR-03L
1
2
3
4
TCON_SDA
TCON_SCL
SW600
JTP-1127WEM
VCC_LCM
(+3.3V)
VCC_LCM
(+3.3V)
VCORE
(+1.0V)
VCC_LCM
(+3.3V)
R605
33
R617
10K
R618
10K
RBF
DPM
C676
0.22uF
6.3V
C677
0.22uF
6.3V
+3.3VDD
+3.3AVDD_TX
+1.0VDD
C670
1uF
6.3V
C671
1uF
6.3V
C672
1uF
6.3V
C673
1uF
6.3V
C674
1uF
6.3V
C675
1uF
6.3V
C678
1uF
6.3V
C679
1uF
6.3V
R621
2K
R620
2K
R615
15K
1%
C611
0.1uF
16V
C680
1uF
25V
C681
1uF
25V
C682
1uF
25V
IC601
LGE5811A
RXA0P
L17
RXA0N
L18
RXA1P
K18
RXA1N
K17
RXA2P
J18
RXA2N
J17
RXACLKP
H16
RXACLKN
J16
RXA3P
H17
RXA3N
H18
RXA4P
G18
RXA4N
G17
RXB0P
F16
RXB0N
G16
RXB1P
F17
RXB1N
F18
RXB2P
E18
RXB2N
E17
RXBCLKP
D16
RXBCLKN
E16
RXB3P
D17
RXB3N
D18
RXB4P
B18
RXB4N
C18
RXC0P
A17
RXC0N
B17
RXC1P
C16
RXC1N
C17
RXC2P
B16
RXC2N
A16
RXCCLKP
A15
RXCCLKN
B15
RXC3P
C14
RXC3N
C15
RXC4P
B14
RXC4N
A14
RXD0P
A13
RXD0N
B13
RXD1P
C12
RXD1N
C13
RXD2P
B12
RXD2N
A12
RXDCLKP
A11
RXDCLKN
B11
RXD3P
C10
RXD3N
C11
RXD4P
B10
RXD4N
A10
RXE0P
A9
RXE0N
B9
RXE1P
C8
RXE1N
C9
RXE2P
B8
RXE2N
A8
RXECLKP
A7
RXECLKN
B7
RXE3P
C6
RXE3N
C7
RXE4P
B6
RXE4N
A6
RXF0P
A5
RXF0N
B5
RXF1P
C4
RXF1N
C5
RXF2P
B4
RXF2N
A4
RXFCLKP
A3
RXFCLKN
B3
RXF3P
C2
RXF3N
C3
RXF4P
B2
RXF4N
A2
RXG0P
C1
RXG0N
B1
RXG1P
D1
RXG1N
D2
RXG2P
E3
RXG2N
D3
RXGCLKP
E2
RXGCLKN
E1
RXG3P
F1
RXG3N
F2
RXG4P
G3
RXG4N
F3
RXH0P
G2
RXH0N
G1
RXH1P
H1
RXH1N
H2
RXH2P
J3
RXH2N
H3
RXHCLKP
J2
RXHCLKN
J1
RXH3P
K2
RXH3N
K1
RXH4P
L1
RXH4N
L2
LLV0P
R1
LLV0N
R2
LLV1P
T1
LLV1N
U1
LLV2P
U2
LLV2N
V2
LLVCLKP
T2
LLVCLKN
T3
LLV3P
V3
LLV3N
U3
LLV4P
U4
LLV4N
V4
LLV5P
T4
LLV5N
T5
LRV0P
V5
LRV0N
U5
LRV1P
U6
LRV1N
V6
LRV2P
T6
LRV2N
T7
LRVCLKP
V7
LRVCLKN
U7
LRV3P
U8
LRV3N
V8
LRV4P
T8
LRV4N
T9
LRV5P
V9
LRV5N
U9
RLV0P
U10
RLV0N
V10
RLV1P
T10
RLV1N
T11
RLV2P
V11
RLV2N
U11
RLVCLKP
U12
RLVCLKN
V12
RLV3P
T12
RLV3N
T13
RLV4P
V13
RLV4N
U13
RLV5P
U14
RLV5N
V14
RRV0P
T14
RRV0N
T15
RRV1P
V15
RRV1N
U15
RRV2P
U16
RRV2N
V16
RRVCLKP
T16
RRVCLKN
T17
RRV3P
V17
RRV3N
U17
RRV4P
U18
RRV4N
T18
RRV5P
R17
RRV5N
R18
SOE
M1
GSP
M2
GOE
N1
GSC
P1
POL
N2
FLK
P2
DPM
L3
H_CONV
M3
OPT_P
N3
OPT_N
P3
RBF
K3
EEP_ADDR
R3
WP
K16
LR_IND
L16
AGP_EN
P17
MODE_SEL
P18
RMLVDS
R9
TEMPSEL0
L4
TEMPSEL1
P4
TEMPSEL2
R4
TMODE0
M16
TMODE1
N16
TMODE2
P16
TMODE3
R16
SCL_M
N18
SDA_M
N17
SCL_S
M18
SDA_S
M17
PORES_N
R15
IC601
LGE5811A
VDD_33_1
F14
VDD_33_2
G5
VDD_33_3
G14
VDD_33_4
H5
VDD_33_5
H14
VDD_33_6
J5
VDD_33_7
J14
VDD_33_8
K5
VDD_33_9
K14
VDD_33_10
L5
VDD_33_11
L14
VDD_33_12
M5
VDD_33_13
M14
VDD_33_14
N5
VDD_10_1
F5
VDD_10_2
G7
VDD_10_3
G8
VDD_10_4
G9
VDD_10_5
G10
VDD_10_6
G11
VDD_10_7
G12
VDD_10_8
H7
VDD_10_9
H12
VDD_10_10
J7
VDD_10_11
J12
VDD_10_12
K7
VDD_10_13
K12
VDD_10_14
L7
VDD_10_15
L12
VDD_10_16
M7
VDD_10_17
M8
VDD_10_18
M9
VDD_10_19
M10
VDD_10_20
M11
VDD_10_21
M12
RX_AVDD33_1
D6
RX_AVDD33_2
D7
RX_AVDD33_3
D8
RX_AVDD33_4
D9
RX_AVDD33_5
D10
RX_AVDD33_6
D11
RX_AVDD33_7
D12
RX_AVDD33_8
D13
RX_AVDD33_9
D14
TX_AVDD33_1
R5
TX_AVDD33_2
R6
TX_AVDD33_3
R7
TX_AVDD33_4
R8
TX_AVDD33_5
R10
TX_AVDD33_6
R11
TX_AVDD33_7
R12
TX_AVDD33_8
R13
TX_AVDD33_9
R14
GND_1
D4
GND_2
D5
GND_3
D15
GND_4
E4
GND_5
E5
GND_6
E6
GND_7
E7
GND_8
E8
GND_9
E9
GND_10
E10
GND_11
E11
GND_12
E12
GND_13
E13
GND_14
E14
GND_15
E15
GND_16
F4
GND_17
F15
GND_18
G4
GND_19
G15
GND_20
H4
GND_21
H8
GND_22
H9
GND_23
H10
GND_24
H11
GND_25
H15
GND_26
J4
GND_27
J8
GND_28
J9
GND_29
J10
GND_30
J11
GND_31
J15
GND_32
K4
GND_33
K8
GND_34
K9
GND_35
K10
GND_36
K11
GND_37
K15
GND_38
L8
GND_39
L9
GND_40
L10
GND_41
L11
GND_42
L15
GND_43
M4
GND_44
M15
GND_45
N4
GND_46
N14
GND_47
N15
GND_48
P5
GND_49
P6
GND_50
P7
GND_51
P8
GND_52
P9
GND_53
P10
GND_54
P11
GND_55
P12
GND_56
P13
GND_57
P14
GND_58
P15
XTR T-Con block
6
LG1121 GP3
7
2010. 10. 20
+3.3VDD Decaps
+1.0VDD Decaps
+3.3AVDD_RX Decaps
+3.3AVDD_TX Decaps
I2C Slave Address : 0xA6
- Write Protection
  HIGH : Write Protection
  LOW or NC : Normal Operation
[T-Con EEPROM[64KBIT)]
[T-Con EEPROM Debug]
<- EEPROM Address = 0xA6
2. LR_IND
   - Left/Right frame Indicator
     LOW : Left
     HIGH : Right
3. AGP_EN
   - NO input indicator
     LOW : Normal
     HIGH : No input
4. MODE_SEL
   - 2D/3D mode selection
     LOW : 2D mode
     HIGH : 3D mode
1. RBF
   - Pattern selection of No Video input
     LOW : Rolling Pattern
     HIGH : Black Pattern
I2C Slave Address : 0x72
LG5811 will be change LG5811A.
Please use LG5811 unitil revision.
THERMAL
THE    SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS 
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE    SYMBOL MARK OF THE SCHEMETIC.
I2C_SDA
SW700
JTP-1127WEM
RXB4P
RXB3N
RXB0P
RXB2P
RXB4N
RXB0N
RXB1N
RXB2N
RXBCLKP
RXB1P
RXBCLKN
RXB3P
RXA3N
RXA3P
RXA0N
RXA1N
RXA0P
RXA4N
RXA1P
RXA2P
RXA4P
RXACLKN
RXA2N
RXACLKP
TXA4N_2D3D
TXA3P_2D3D
TXA2N_2D3D
TXA1N_2D3D
TXACLKN_2D3D
TXA0P_2D3D
TXACLKP_2D3D
TXA1P_2D3D
TXA2P_2D3D
TXA3N_2D3D
TXA4P_2D3D
TXA0N_2D3D
TXB2N_2D3D
TXB1N_2D3D
TXB3N_2D3D
TXB0P_2D3D
TXB3P_2D3D
TXBCLKN_2D3D
TXB2P_2D3D
TXB1P_2D3D
TXB4P_2D3D
TXBCLKP_2D3D
TXB0N_2D3D
TXB4N_2D3D
I2C_SCL
R706
100
1%
R700
100
1%
R702
100
1%
R704
100
1%
R708
100
1%
R710
100
1%
R707
100
1%
R701
100
1%
R703
100
1%
R705
100
1%
R709
100
1%
R711
100
1%
C717
0.1uF
16V
C711
0.1uF
16V
C708
0.1uF
16V
C704
0.1uF
16V
C724
0.1uF
16V
C702
0.1uF
16V
C720
0.1uF
16V
C703
0.1uF
16V
C719
0.1uF
16V
C722
0.1uF
16V
C701
0.1uF
16V
C715
0.1uF
16V
C707
0.1uF
16V
C710
0.1uF
16V
C709
0.1uF
16V
C700
0.1uF
16V
C705
0.1uF
16V
C712
0.1uF
16V
C721
0.1uF
16V
+1.0V_LG1131
C723
0.1uF
16V
C718
0.1uF
16V
+3.3V_LG1131_Rx
+1.0V_LG1131
L701
CIS21J121
+3.3V_LG1131_VDD
C725
0.1uF
16V
+3.3VD
C714
0.1uF
16V
L700
CIS21J121
C713
0.1uF
16V
C706
0.1uF
16V
+1.0V_LG1131
+1.0V_2D3D
RESET_LG1131
R712
33
R713
33
RESET_LG1131
RESET
R715
10K
RESET_LG1131
+3.3VD
R714
1K
R717
0
R718
0
R716
0
IC700
LG1131A
1
VDD10_1
2
RXB4P
3
RXB4N
4
RXB3P
5
RXB3N
6
RXBCLKP
7
RXBCLKN
8
RXB2P
9
RXB2N
10
RXB1P
11
RXB1N
12
RXB0P
13
RXB0N
14
AVDD33_1
15
GND_1
16
RXA4P
17
RXA4N
18
RXA3P
19
RXA3N
20
RXACLKP
21
RXACLKN
22
RXA2P
23
RXA2N
24
RXA1P
25
RXA1N
26
RXA0P
27
RXA0N
28
AVDD33_2
29
GND_2
30
GND_3
31
VDD33_1
32
VDD10_2
33
GND_4
34
VDD10_3
35
T_DIN0
36
T_DIN1
37
T_DIN2
38
VDD10_4
39
GND_5
40
T_DIN3
41
T_DOUT0
42
T_DOUT1
43
VDD10_5
44
GND_6
45
T_DOUT2
46
VDD33_2
47
GND_7
48
T_DOUT3
49
GND_8
50
VDD10_6
51
GND_9
52
VDD10_7
53
GND_10
54
GND_11
55
TXA0N
56
TXA0P
57
TXA1N
58
TXA1P
59
TXA2N
60
TXA2P
61
TXACLKN
62
TXACLKP
63
TXA3N
64
TXA3P
65
TXA4N
66
TXA4P
67
AVDD33_3
68
GND_12
69
TXB0N
70
TXB0P
71
TXB1N
72
TXB1P
73
TXB2N
74
TXB2P
75
TXBCLKN
76
TXBCLKP
77
TXB3N
78
TXB3P
79
TXB4N
80
TXB4P
81
GND_13
82
AVDD33_4
83
AVDD33_5
84
GND_14
85
VDD10_8
86
GND_15
87
T_ENB
88
EXTCLK_IN
89
TEST0
90
VDD33_3
91
GND_16
92
VDD10_9
93
TEST1
94
TEST2
95
T_DOUT4
96
T_DOUT5
97
VDD33_4
98
GND_17
99
VDD10_10
100
T_DOUT6
101
SDA
102
SCL
103
RESET
104
VDD10_11
105
GND_18
106
VDD10_12
107
GND_19
108
AVDD33_6
109
[EP]
C729
0.1uF
16V
+3.3VD
L702
CIS21J121
C730
0.1uF
16V
+3.3VD
+3.3V_LG1131_TX
L703
CIS21J121
+3.3V_LG1131_TX
+3.3V_LG1131_Rx
+3.3V_LG1131_VDD
+3.3V_LG1131_VDD
C726
10uF
25V
C727
10uF
25V
C728
10uF
25V
C731
1uF
25V
C732
1uF
25V
C733
1uF
25V
2010. 10. 4
LG1121 GP3
7
7
2D to 3D block(LG1131)
+1.0V_LG1131 Decaps
t_dout(0) : PLL CLOCK OUTPUT(1x)
t_dout(2) : VCO CLOCK OUTPUT
t_dout(4) : rst_pix2_n
I2C Slave Address : 0x8E
+3.3V_LG1131_LVDS_Tx
+3.3V_LG1131_VDD
+3.3V_LG1131_LVDS_Rx
THE    SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS 
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE    SYMBOL MARK OF THE SCHEMETIC.
NAND_DATA[0]
NAND_DATA[1]
CI_ADDR[12]
NAND_DATA[2]
CI_ADDR[2]
NAND_DATA[1]
NAND_DATA[3]
CI_ADDR[7]
CI_ADDR[13]
CI_ADDR[14]
NAND_DATA[4]
NAND_DATA[2]
NAND_DATA[3]
NAND_DATA[7]
NAND_DATA[5]
CI_ADDR[8]
NAND_DATA[7]
NAND_DATA[0]
NAND_DATA[6]
CI_ADDR[4]
CI_ADDR[9]
NAND_DATA[4]
CI_ADDR[3]
NAND_DATA[6]
NAND_DATA[5]
CI_ADDR[10]
CI_ADDR[11]
CI_ADDR[5]
CI_ADDR[6]
R185
0
TXA0N
SOC_RESET
TXBCLKP
R151
0
16Gbit
R147
1K
TXD0P
R170
10K
SDA2_3.3V
HDMI_ARC
R172
4.7K
OPT
TXD1P
C103
0.1uF
54MHz_XTAL_P
R183
10K
C101
0.1uF
TXA1P
DTV/MNT_V_OUT
TXC0P
TXC1P
R180
10K
TXDCLKN
TXA3N
R115
10K
R132
4.7K
R120
10K
SCL0_3.3V
TXACLKN
+3.3V_Normal
R116
10K
OPT
NAND_DATA[6]
+3.3V_Normal
HDMI_CLK+
R118
10K
R150
1K
NAND_WEb
+3.3V_Normal
P101
TJC2508-4A
1
VCC
2
SCL
3
SDA
4
GND
TXD2P
NAND_DATA[5]
C106
4.7uF
CI_ADDR[8]
SC_ID
NAND_CEb2
+3.3V_Normal
R145
22
OPT
R157
10K
OPT
CI_ADDR[12]
R169
0
CI_ADDR[7]
C112
0.1uF
TXB4P
R107
2.7K
C107
33pF
50V
DVB_S
TXD1N
NAND_CEb
NAND_RBb
R101
4.7K
R124
1K
OPT
C119
0.1uF
16V
NAND_CLE
TXB2N
+3.3V_Normal
TXD4P
5V_HDMI_2
NAND_CEb2
C104
10uF
10V
TXA1N
TXB3N
BSS83
Q101
S
B
D
G
NAND_DATA[3]
HDMI_CLK-
R176
10K
SDA0_3.3V
R111
10K
OPT
R191
33
TXD3P
TXB0P
R154
10K
OPT
BCM_RX
HDMI_RX2+
TXC2P
R103
4.7K
OPT
+3.3V_Normal
TXD2N
TXCCLKP
C102
4700pF
R198
10K
C111
0.01uF
NAND_ALE
TXBCLKN
NAND_DATA[0-7]
TXCCLKN
R179
10K
OPT
HDMI_RX1+
R117
10K
OPT
R135
33
C108
33pF
50V
DVB_S
R177
10K
FLASH_WP
TXA4N
R165
10K
R195
4.7K
IC103
M24M01-HRMN6TP
BCM_NVM_1M
3
E2
2
E1
4
VSS
1
NC
5
SDA
6
SCL
7
WP
8
VCC
NAND_DATA[7]
R173
4.7K
TXB4N
R190
33
NAND_DATA[0-7]
NAND_WEb
R196
10K
NAND_CEb
R108
10K
CI_ADDR[4]
+3.3V_Normal
NAND_REb
R156
1K
/CI_CE1
R155
10K
A_DIM
R153
1K
TXA3P
HDMI_RX1-
NAND_DATA[0]
5V_HDMI_1
R194
2.7K
R127
10K
OPT
NAND_CLE
R125
1K
R178
10K
OPT
C105
2.2uF
10V
CI_ADDR[13]
C109
33pF
50V
54MHz_XTAL_N
R159
1K
5V_HDMI_4
R128
10K
/PCM_WAIT
+3.3V_Normal
HDMI_RX0-
CI_ADDR[3]
BCM_TX
C110
33pF
50V
TXB1P
+3.3V_Normal
R184
10K
OPT
NAND_ALE
R144
22
OPT
TXA0P
R122
10K
SCL2_3.3V
NAND_DATA[1]
+3.3V_Normal
R106
3K
R119
10K
OPT
TXC3N
R175
10K
OPT
SCL3_3.3V
HDMI_RX0+
R123
10K
OPT
R167
10K
OPT
CI_ADDR[2]
R130
2K
OPT
R110
1.5K
R113
10K
R193
10K
R181
10K
OPT
R112
10K
TXACLKP
R148
0
16Gbit
TXB3P
R182
10K
TXC4N
R163
1K
+3.3V_Normal
LNB_INT
R114
10K
OPT
R140
560
1%
R158
10K
R162
1K
TXA2P
TXA2N
NAND_RBb
NAND_DATA[4]
R136
33
R149
0
16Gbit
R143
22
OPT
TXC4P
R186
0
BSS83
Q102
S
B
D
G
NAND_DATA[2]
R139
0
TXB1N
CI_ADDR[11]
CI_ADDR[9]
5V_HDMI_3
+3.3V_Normal
R166
1K
RGB_DDC_SCL
+3.3V_Normal
TXD4N
TXC1N
54MHz_XTAL_P
TXDCLKP
R171
10K
OPT
TXC2N
TXC0N
R160
10K
OPT
TXB0N
NAND_REb
TXC3P
CI_ADDR[6]
R168
10K
PCM_5V_CTL
R189
1M
OPT
+3.3V_Normal
R141
4.7K
TXD0N
54MHz_XTAL_N
R192
10K
OPT
R146 10K
C118
0.1uF
16V
+3.3V_Normal
+3.3V_Normal
/CI_CE2
TXA4P
R164
10K
OPT
+3.3V_Normal
R161
10K
R142
22
OPT
R188
10K
R187
10K
OPT
SDA3_3.3V
NAND_CLE
R109
1.5K
FLASH_WP
TXB2P
+3.3V_Normal
TXD3N
+3.3V_Normal
CI_ADDR[2-14]
HDMI_RX2-
R174
4.7K
OPT
RGB_DDC_SDA
NAND_ALE
R126
1.2K
R129
1.2K
R121
1.2K
R131
1.2K
R199
22
R197
22
R105
4.7K
R104
4.7K
IC102
TC58DVG3S0ETA00
NAND_8Gbit
26
NC_17
27
NC_18
28
NC_19
29
I/O1
30
I/O2
31
I/O3
32
I/O4
33
NC_20
34
NC_21
35
NC_22
36
VSS_2
37
VCC_2
38
NC_23
39
PSL
40
NC_24
41
I/O5
42
I/O6
43
I/O7
44
I/O8
45
NC_25
46
NC_26
47
NC_27
48
NC_28
17
ALE
3
NC_3
6
NC_6
16
CLE
15
NC_10
14
NC_9
13
VSS_1
12
VCC_1
11
NC_8
10
NC_7
9
CE
8
RE
7
RY/BY
4
NC_4
5
NC_5
25
NC_16
24
NC_15
23
NC_14
2
NC_2
22
NC_13
21
NC_12
1
NC_1
20
NC_11
19
WP
18
WE
IC102-*1
TH58DVG4S0ETA20
DEV_NAND_16Gbit
26
NC_15
27
NC_16
28
NC_17
29
I/O1
30
I/O2
31
I/O3
32
I/O4
33
NC_18
34
NC_19
35
NC_20
36
VSS_2
37
VCC_2
38
NC_21
39
PSL
40
NC_22
41
I/O5
42
I/O6
43
I/O7
44
I/O8
45
NC_23
46
NC_24
47
NC_25
48
NC_26
17
ALE
3
NC_3
6
RY/BY2
16
CLE
15
NC_8
14
NC_7
13
VSS_1
12
VCC_1
11
NC_6
10
CE2
9
CE1
8
RE
7
RY/BY1
4
NC_4
5
NC_5
25
NC_14
24
NC_13
23
NC_12
2
NC_2
22
NC_11
21
NC_10
1
NC_1
20
NC_9
19
WP
18
WE
LGE35230(BCM35230KFSBG)
IC101
NON_BCM_CAP
HDMI0_CLKN
B5
HDMI0_CLKP
C5
HDMI0_D0N
A4
HDMI0_D0P
B4
HDMI0_D1N
A3
HDMI0_D1P
B3
HDMI0_D2N
A2
HDMI0_D2P
B2
CEC
W2
DDC0_SCL
V4
DDC0_SDA
W4
HDMI0_HTPLG_IN
V3
HDMI0_HTPLG_OUT
V2
HDMI0_ARC
D13
HDMI0_RESREF
E6
TXOUT0_L0N
AE27
TXOUT0_L0P
AE28
TXOUT0_L1N
AF27
TXOUT0_L1P
AF28
TXOUT0_L2N
AG27
TXOUT0_L2P
AG28
TXCLK_LN
AE26
TXCLK_LP
AF26
TXOUT0_L3N
AH27
TXOUT0_L3P
AG26
TXOUT0_L4N
AF25
TXOUT0_L4P
AE25
TXOUT0_U0N
AH26
TXOUT0_U0P
AG25
TXOUT0_U1N
AE24
TXOUT0_U1P
AD24
TXOUT0_U2N
AH25
TXOUT0_U2P
AF24
TXCLK_UN
AE23
TXCLK_UP
AD23
TXOUT0_U3N
AG24
TXOUT0_U3P
AF23
TXOUT0_U4N
AC22
TXOUT0_U4P
AD22
TXOUT1_L0N
AG23
TXOUT1_L0P
AH23
TXOUT1_L1N
AE22
TXOUT1_L1P
AE21
TXOUT1_L2N
AF22
TXOUT1_L2P
AH22
TXCLK1_LN
AG22
TXCLK1_LP
AF21
TXOUT1_L3N
AG21
TXOUT1_L3P
AF20
TXOUT1_L4N
AD21
TXOUT1_L4P
AC21
TXOUT1_U0N
AG20
TXOUT1_U0P
AH20
TXOUT1_U1N
AD19
TXOUT1_U1P
AE19
TXOUT1_U2N
AF19
TXOUT1_U2P
AH19
TXCLK1_UN
AE18
TXCLK1_UP
AD18
TXOUT1_U3N
AG19
TXOUT1_U3P
AF18
TXOUT1_U4N
AG18
TXOUT1_U4P
AF17
LT0VCAL_MONITOR
AC18
GPIO_BL_ON
AH16
BL_PWM/GPIO
AG16
LGE35230(BCM35230KFSBG)
IC101
NON_BCM_CAP
TVM_XTALIN
AG6
TVM_XTALOUT
AF6
IRRXDA
V5
FP_IN0
AB4
FP_IN1
Y4
SPARE_ADC1
AA4
SPARE_ADC2
Y5
FS_IN1
AB2
FS_IN2
AB5
VGA_SDA
U3
VGA_SCL
U2
RDA
Y2
TDA
Y1
BSCDATAA
AA3
BSCCLKA
AA2
RDB/GPIO
H3
TDB/GPIO
H2
BSC_S_SCL
H4
BSC_S_SDA
H5
NMIB
F25
POWER_CTRL
W5
AON_HSYNC
U5
AON_VSYNC
U4
AON_GPIO_36
W3
AON_GPIO_37
W1
AON_RESETOUTB
AB6
TVM_BYPASS
Y6
RESETB
Y3
RESETOUTB
G24
TMODE
J6
TESTEN
W6
VDAC_VREG
F7
VDAC_RBIAS
E7
FAD_7
AB1
FAD_6
AB3
FAD_5
AC1
FAD_4
AC2
FAD_3
AC3
FAD_2
AD2
FAD_1
AD3
FAD_0
AE2
FALE
AG1
FCEB_0
AF1
FCEB_1
AC5
FCEB_2
AE6
FCEB_3
AG5
NFWPB
AF3
FWE
AG2
FRD
AE3
FRDYB
AA5
FA_0
AF2
FA_1
AE1
FA_2
AC4
FA_3
AD5
FA_4
AD4
FA_5
AE4
FA_6
AE5
FA_7
AD6
FA_8
AH3
FA_9
AF4
FA_10
AH4
FA_11
AG4
FA_12
AF5
FA_13
AG3
FA_14
AH2
FA_15
AH5
TRSTB
AD15
TDI/GPIO
AF14
TDO
AH14
TMS/GPIO
AD14
TCK/GPIO
AG14
DINT/GPIO
AC16
AVS_VFB
AH7
AVS_VSENSE
AG7
AVS_RESETB
AD7
AVS_NDRIVE_1
AF7
AVS_PDRIVE_1
AH8
VDAC_1
C6
VDAC_2
D7
X101
54MHz
EAW58812611
SUNNY ELECTRONICS CORPORATION 
CRYSTAL_BCM_Sunny
4
GND_2
1
X-TAL_1
2
GND_1
3
X-TAL_2
X101-*1
54MHz
CRYSTAL_BCM_Lihom
EAW60763703
LIHOM CO., LTD.
4
GND_2
1
X-TAL_1
2
GND_1
3
X-TAL_2
X101-*2
54MHz
CRYSTAL_BCM_KDS
DAISHINKU CORPORATION.
EAW58239604
4
GND_2
1
X-TAL_1
2
GND_1
3
X-TAL_2
IC103-*1
AT24C256C-SSHL-T
BCM_NVM_256K
3
A2
2
A1
4
GND
1
A0
5
SDA
6
SCL
7
WP
8
VCC
C114
12pF
50V
C113
12pF
50V
SRST
SRST
MAIN & NAND FLASH
BBS CONNECT
Write Protection
- High : Normal Operation
- Low  : Write Protection
NAND_DATA[0]:
0: System is LITTLE endian (O)
1: System is BIG endian
CI_ADDR[7]:
0: Disable EDID automatic Downloading from Flash (O)
1: Enable EDID automatic Downloading from Flash
NAND_DATA[6] : 
0: Disable OSC clock output on chip Pin (O)
1: Enable OSC clock output on chip pin.
CI_ADDR[6]:
0: Host MIPS run at 500 MHz (O)
1: Host MIPS run at 250 MHz
NAND_CLE:
0: Differential Oscillators TVM not bypassed (O)
1: Differential Oscillators TVM bypassed
NAND_DATA[4]:
0: 27MHz TVM Crystal Frequency
1: 54MHz TVM Crystal Frequency (O)
Write Protection
- Low  : Normal Operation
- High : Write Protection
000 = ECC disabled
001 = ECC 1-bit repair
010 = ECC 4-bit BCH (O)
011 = ECC 8-bit BCH, 27 byte spare
100 = ECC 12-bit BCH, 27 byte spare
101 = ECC 8-bit BCH, 16 byte spare
110, 111 = Reservedd
NAND ECC (FA3, FA2, FALE)
BCM REFRENCE is 562ohm
A8’h
FOR HDMI STANDARD
APPLY ONLY WHEN CONNECT TO PULL-UP GPIO
BCM35230
1
CI_ADDR[9],CI_ADDR[11],CI_ADDR[12],CI_ADDR[13]
TVM Crystal oscillator bias/gain control
0000: 210uA
0001: 390uA
0010: 570uA
0011: 730uA
0100: 890uA (O)
0111: 1290uA  
1000: 1416uA
1111: 2196uA
0101, 0110, 1001, 1010, 1011, 1100, 1101, 1110: Reserved
CI_ADDR[8]:
0: RESETOUTb (in On/Off only) stay asserted until software releases them.
1: Fix amount of delay for de-assertion on RESETOUTb (in On/IOff only)
   at end of RESETb pulse (O)
NAND_DATA[3]:
0: MIPS will boot from external flash (O)
1: MIPS will boot from ROM
NAND_DATA[5]:
0: FLASH MODE (O)
1: BSC_SLAVE(BBS) MODE
Boot ROM Device Select - (FA4,FAD7,FAD2,FAD1)
0000: ST Micro M25P or compatible Serial Flash
0010: 8-bit 512Mbit 512B page SLC NAND Flash devices
0100: 8-bit 128, 256Mbit 512B page SLC NAND Flash devices
0110: 8-bit 1Gbit 2KB page SLC NAND Flash devices
1000: 8-bit 2Gbit, 4Gbit, 8Gbit 2KB page SLC NAND Flash devices
1010: 8-bit 16Gbit, 32Gbit 4KB page SLC NAND Flash devices (O)
0001: 8-bit 8/16/32Gbit 2KB page MLC NAND Flash devices
0011: 8-bit 16/32Gbit 4KB page MLC NAND Flash devices
0101: 8-bit 32Gbit 8KB page MLC NAND Flash devices
0111: 3B dual IO Serial Flash
1001: BB dual IO Serial Flash
1011: fast Serail Flash > 50Mhz
1100: OneNAND Flash (always 16-bit)
1110: Reserved
1101, 1111: Reserved
NAND FLASH MEMORY 8Gbit
Strap Setting
54MHz X-TAL
NVRAM
IC102
1ST : EAN61000101  2ND : T-TH58DVG4S0ETA20
DUAL COMPONENT
IC102-*1
DVB_S Option: apply EU Satellite model
2010.09.18
16Gbit
Page of 108
Display

Click on the first or last page to see other 32LV5500-SD (CHASSIS:LJ12E) service manuals if exist.

RANDOM: